FS84QFN48EP

Fail-safe system basis chip with multiple SMPS and LDO

Rev. 3.1 — 20 January 2023

Product data sheet



1 General description

All devices in the FS84 QFN48EP family are QM and ASILB compliant. All FS84 QFN48EP options are pin-to-pin and are software compatible.

The FS84 QFN48EP is a functionally safe, multi-output power supply IC designed for use in the automotive environment, with a specific focus on radar, vision, ADAS domain controller, radio, and infotainment applications. The FS84 QFN48EP provides multiple switch modes and linear voltage regulators. The device also offers external frequency synchronization of inputs and outputs for optimized system EMC performance.

The FS84 QFN48EP includes enhanced safety features with fail-safe outputs. The devices cover the ASIL B safety-integrity level and can be fully utilized in safety-oriented system partitioning. The FS84 QFN48EP complies with the ISO 26262 standard and is qualified in compliance with AEC-Q100 rev H (Grade1, MSL3).

FS84 QFN48EP versions support a variety of safety applications and offer numerous choices with respect to the number of output rails, output voltage settings, operating frequencies and power up sequencing.


2 Features and benefits

- 40 V DC maximum input voltage for 12 V applications
- VPRE synchronous buck controller with external MOSFETs. Configurable output voltage, switching frequency, and current capability up to 10 A peak, based on device options (see Table 1)
- Low voltage integrated synchronous BUCK1 converter, dedicated to the MCU core supply with SVS capability. Configurable output voltage and current capability up to 4.5 A peak.
- Based on device options (see <u>Table 1</u>): Low voltage integrated synchronous BUCK3 converter. Configurable output voltage and current capability up to 4.5 A peak.
- BOOST converter with integrated low-side switch. Configurable output voltage and maximum input current up to 1.5 A peak.
- EMC optimization techniques including SMPS frequency synchronization, spread spectrum, slew rate control and manual frequency tuning
- Based on device options (see <u>Table 1</u>): Up to 2 linear voltage regulators for MCU IOs and ADC supply, external physical layer. Configurable output voltage and current capability up to 400 mA DC.
- $\bullet\,$ OFF mode (power down) with very low quiescent current (10 μA typ)
- 2x input pins for wake-up detection and battery voltage sensing
- · Device control via 32-bit SPI interface with CRC



- Based on device options (see <u>Table 1</u>): Power synchronization pin to operate 2x FS84 devices or FS84 plus an external PMIC
- Scalable portfolio with independent monitoring circuitry, dedicated interface for MCU monitoring, simple watchdog function, power good, reset and interrupt, built-in self-test, fail-safe output
- Configuration by OTP programming. Prototype enablement to support custom setting during project development in engineering mode.

3 Simplified application diagram



4 Ordering information

Table 1. Device options

Table 1. Device options								
Device options	вискз	LDO2	Psync	Ipre max	VMONx	FCCU	ABIST	ASIL
FS8401AMM	No	No	No	5A	0	No	No	QM
FS8401AMB	No	No	No	5A	up to 2	Yes	Yes	В
FS8402AMB	No	Yes	Yes	5A	up to 4	Yes	Yes	В
FS8406AMB	No	Yes	Yes	10A	up to 4	Yes	Yes	В
FS8411AMM	Yes	No	No	5A	0	No	No	QM
FS8411AMB	Yes	No	No	5A	up to 2	Yes	Yes	В
FS8412AMB	Yes	Yes	Yes	5A	up to 4	Yes	Yes	В
FS8416AMB	Yes	Yes	Yes	10A	up to 4	Yes	Yes	В

Table 2. Ordering information

Part number [1]	Application target	Package				
		Name	Description	Version		
MFS8416AMB P0 ES	FS84 QFN48EP superset covering FS84 QFN48EP family of devices					
MFS8416AMB P3 ES	Radar					
MFS8406AMB P4 ES	Camera		HVQFN48, plastic, thermally			
MFS8416AMB P5 ES	Gateway with NXP MPC5748G MCU	HVQFN48	enhanced very thin quad flat package, no lead, wettable flanks	SOT619-27		
MFS8412AMB P7 ES	Radar with NXP S32R274 MCU					
MFS8412AMBP8ES	Radar with NXP S32R294 MCU					

^[1] To order parts in tape and reel, add the R2 suffix to the part number.

P0 parts are non-programmed OTP configurations. Pre-programmed OTP configurations (other than BUCK regulators and ASIL level) are managed through part number extensions P1 to SZ.

For a custom OTP configuration, contact you local NXP sales representative or FS84 QFN48EP qualified distributor.

4.1 Main OTP flavors

Table 3. Main OTP flavors

	MFS8416AMBP3ES	MFS8406AMBP4ES	MFS8416AMBP5ES	MFS8412AMBP7ES	MFS8412AMBP8ES
VPRE					
Output voltage	3.3 V				
Slope compensation	140 mV/µs	60mV/µs	60 mV/μs	140 mV/µs	50 mV/μs
Current limitation	120 mV	150 mV	120 mV	80 mV	80 mV
High-side slew rate	PU/PD/130 mA	PU/PD/130mA	PU/PD/130 mA	PU/PD/130 mA	PU/PD/900 mA
Low-side slew rate	PU/PD/900 mA	PU/PD/900mA	PU/PD/900 mA	PU/PD/900 mA	PU/PD/900 mA
Switching frequency	455 kHz	455 kHz	455 kHz	455 kHz	2.22 MHz
Phase shifting	delay 0	delay 0	delay 0	delay 3	delay 0
Turn OFF delay	250 μs	250 μs	250 µs	250 μs	32 ms
VPRE mode	Force PWM	Force PWM	Force PWM	Force PWM	APS
VBOOST					
Enabled	Yes	Yes	Yes	Yes	Yes
Output voltage	5.74 V	5.74 V	5.0 V	5.74V	5.00 V
Slope compensation	160 mV/µs	160 mV/µs	160 mV/µs	160mV/μs	125 mV/µs
Slew rate	500 V/µs	500 V/µs	500 V/µs	500V/µs	500 V/µs
Compensation resistor	750 kΩ	750 kΩ	750 kΩ	750 kΩ	750 kohms
Compensation capacitor	125 pF				
Switching frequency	2.22 MHz				

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

Table 3. Main OTP flavors...continued

	MFS8416AMBP3ES	MFS8406AMBP4ES	MFS8416AMBP5ES	MFS8412AMBP7ES	MFS8412AMBP8ES
Phase shifting	delay 0	delay 0	delay 3	delay 0	delay 0
Behavior in case of TSD	BOOST shutdown	BOOST shutdown	BOOST shutdown	BOOST shutdown	BOOST shutdown
BUCK1					
Output voltage	1.25 V	1.25 V	1.2 V	1.25 V	0.825 V
Inductor	1 μH	1 μΗ	1 μΗ	1 µH	1 μΗ
Current limitation	4.5 A	2.6 A	2.6 A	4.5 A	4.5 A
Compensation network	65 GM	65 GM	65 GM	65 GM	65 GM
Switching frequency	2.22 MHz	2.22 MHz	2.22 MHz	2.22 MHz	2.22 MHz
Phase shifting	delay 0	delay 0	delay 2	delay 0	delay 6
Behavior in case of TSD	BUCK1 shutdown	BUCK1 shutdown + DFS	BUCK1 shutdown	BUCK1 shutdown	BUCK1 shutdown
Power sequencing slot	Regulator Start and Stop in Slot 1	Regulator Start and Stop in Slot 0	Regulator Start and Stop in Slot 0	Regulator Start and Stop in Slot 1	Regulator Start and Stop in Slot 3
DVS (Soft start)	7.81 mV/µs	7.81 mV/µs	7.81 mV/µs	7.81 mV/µs	7.81 mV/µs
вискз					
Enabled	Yes	No	Yes	Yes	Yes
Output voltage	2.3 V	1.8 V	1.8 V	2.3 V	2.5 V
Inductor	1 μΗ	1 μΗ	1 μΗ	1 μH	1 μΗ
Current limitation	4.5 A	4.5 A	2.6 A	4.5 A	4.5 A
Compensation resistor	Default	Default	Default	Default	Default
Gain control	Default	Default	Default	Default	Default
Switching frequency	2.22 MHz	2.22 MHz	2.22 MHz	2.22MHz	2.22 MHz
Phase shifting	delay 0	delay 0	delay 4	delay 0	delay 3
Behavior in case of TSD	BUCK3 shutdown	BUCK3 shutdown	BUCK3 shutdown	BUCK3 shutdown	BUCK3 shutdown
Power sequencing slot	Regulator Start and Stop in Slot 0	Regulator Does not Start (Enabled by SPI)	Regulator Start and Stop in Slot 0	Regulator Start and Stop in Slot 0	Regulator Start and Stop in Slot 0
DVS (Soft start)	10.41 mV/μs	10.41 mV/μs	10.41 mV/µs	10.41 mV/µs	10.41 mV/µs
LDO1	_				
Output voltage	3.3 V	5.0 V	1.8 V	3.3 V	1.8 V
Current limitation	150 mA	150 mA	400 mA	150 mA	400 mA
Behavior in case of TSD	LDO1 shutdown	LDO1 shutdown	LDO1 shutdown	LDO1 shutdown	LDO1 shutdown
Power sequencing slot	Regulator Start and Stop in Slot 2	Regulator Start and Stop in Slot 1	Regulator does not Start (Enabled by SPI)	Regulator Start and Stop in Slot 2	Regulator Start and Stop in Slot 2
LDO2	<u> </u>				
Output voltage	5.0 V	5.0 V	3.3 V	5.0 V	3.3 V
Current limitation	150 mA	150 mA	400 mA	150 mA	400 mA
Behavior in case of TSD	LDO2 shutdown	LDO2 shutdown	LDO2 shutdown	LDO2 shutdown	LDO2 shutdown
Power sequencing slot	Regulator Start and Stop in Slot 1	Regulator does not Start (Enabled by SPI)	Regulator does not Start (Enabled by SPI)	Regulator Start and Stop in Slot 1	Regulator Start and Stop in Slot 1

Table 3. Main OTP flavors...continued

	MFS8416AMBP3ES	MFS8406AMBP4ES	MFS8416AMBP5ES	MFS8412AMBP7ES	MFS8412AMBP8ES
PSYNC	Disabled	Disabled	Disabled	Disabled	Disabled
PLL enabled	Yes	No	Yes	Yes	Yes
Deep Fail-safe (autoretry)	x15	x15	x15	x15	x15
VSUP power-up threshold	4.9 V	4.9 V	4.9 V	4.9V	4.9 V
Regulator assigned to VDDIO	VPRE	VPRE	VPRE	VPRE	VPRE
Device ID	0000001	0000001	0000001	0000001	0000001

4.2 Fail-safe OTP flavors

Table 4. Fail-safe OTP flavors

	MFS8416AMBP3 ES	MFS8406AMBP4 ES	MFS8416AMBP5 ES	MFS8412AMBP7 ES	MFS8412AMBP8 ES
VCOREMON					
Monitoring voltage	1.25 V	1.25 V	1.2 V	1.25 V	0.825 V
OVTH	112%	110 %	110 %	112 %	104.5 %
UVTH	88%	90 %	95 %	88 %	95.5 %
OV_DGLT	25 µs	25 μs	25 µs	25µs	25 μs
UV_DGLT	15 µs	15 µs	15 µs	15 µs	25 µs
SVS_CLAMP	No SVS				
VDDIOMON					·
Monitoring voltage	3.3 V				
OVTH	112 %	110 %	106.5 %	112 %	105 %
UVTH	88 %	90 %	95 %	88 %	95 %
OV_DGLT	25 µs	25 μs	25 µs	25 μs	25 μs
UV_DGLT	15 µs	15 µs	15 µs	15 µs	25 μs
VMON1					•
OVTH	112 %	112 %	109 %	112 %	106 %
UVTH	88 %	88 %	95.5 %	88 %	94 %
OV_DGLT	25 µs	25 μs	25 µs	25 μs	25 µs
UV_DGLT	15 µs	15 µs	15 µs	15 µs	25 μs
VMON2					•
OVTH	112 %	108 %	110 %	112 %	106 %
UVTH	88 %	92 %	90 %	88 %	94 %
OV_DGLT	25 µs	25 μs	25 µs	25 μs	25 µs
UV_DGLT	15 µs	15 µs	15 µs	15 µs	25 μs
VMON3					·
OVTH	112 %	112 %	112 %	112 %	106 %
UVTH	88 %	88 %	88 %	88 %	94 %
OV_DGLT	25 µs				

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.


Table 4. Fail-safe OTP flavors...continued

	MFS8416AMBP3 ES	MFS8406AMBP4 ES	MFS8416AMBP5 ES	MFS8412AMBP7 ES	MFS8412AMBP8 ES
UV_DGLT	15 µs	15 µs	15 µs	15 µs	25 μs
VMON4					
OVTH	11 2%	112 %	112 %	112 %	106 %
UVTH	88 %	88 %	88 %	88 %	94 %
OV_DGLT	25 µs	25 µs	25 µs	25 μs	25 µs
UV_DGLT	15 µs	15 µs	15 µs	15 µs	25 µs
PGOOD					
VCOREMON	Yes	No	Yes	Yes	Yes
VDDIOMON	Yes	No	Yes	Yes	Yes
VMON1	Yes	No	Yes	Yes	Yes
VMON2	Yes	No	Yes	Yes	Yes
VMON3	No	No	No	No	Yes
VMON4	No	No	No	No	Yes
RSTB	No	No	No	No	No
ABIST1				·	
VCOREMON	Yes	Yes	Yes	Yes	Yes
VDDIOMON	Yes	Yes	Yes	Yes	Yes
VMON1	Yes	No	Yes	Yes	Yes
VMON2	Yes	Yes	Yes	Yes	Yes
VMON3	No	No	No	No	Yes
VMON4	No	No	No	No	Yes
Safety enable					
VMON1	Yes	No	Yes	Yes	Yes
VMON2	Yes	Yes	Yes	Yes	Yes
VMON3	No	No	No	No	Yes
VMON4	No	No	No	No	Yes
FCCU	No	No	No	Yes	Yes
WATCHDOG	Simple WD				
FLT_RECOVERY	No	No	No	No	Yes

5 Applications


- Radar (corner radar, imaging radar, etc.)
- Vision (mono camera, stereo camera, night vision, etc.)
- · ADAS domain controller
- Infotainment
- V2x

6 Block diagram



7 Pinning information

7.1 Pinning



7.2 Pin description

Table 5. Pin description

Symbol	Pin	Туре	Description	
WAKE2	1	A_IN / D_IN	Wake-up input 2 An external serial resistor is required if WAKE2 is a global pin	
BUCK3_INQ	2	A_IN	Low voltage Buck3 quiet input voltage	
VDDFIN	3	A_IN	Input voltage for FIN buffer	
BOOST_LS	4	A_IN	Boost low-side drain of internal MOSFET	
BUCK3_IN	5	A_IN	Low voltage Buck3 input voltage	
BUCK3_SW	6	A_OUT	Low voltage Buck3 switching node	
DBG	7	A_IN	Debug mode entry	
BUCK3_FB	8	A_IN	Low voltage Buck3 voltage feedback	
GND9	9	GND	Pin to be grounded	
VMON4	10	A_IN	Voltage monitoring input 4	
VMON3	11	A_IN	Voltage monitoring input 3	

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

Table 5. Pin description...continued

Symbol	Pin	Туре	Description
FS0B	12	D_OUT	Fail-safe output 0 Active low Open drain structure
VMON2	13	A_IN	Voltage monitoring input 2
VMON1	14	A_IN	Voltage monitoring input 1
VCOREMON	15	A_IN	VCORE monitoring input: Must be connected to Buck1 output voltage
PGOOD	16	D_OUT	Power good output Active low Pullup to VDDIO mandatory
RSTB	17	D_OUT	Reset output Active low The main function is to reset the MCU. Reset input voltage is monitored to detect external reset and fault condition. Pullup to VDDIO mandatory
FIN	18	D_IN	Frequency synchronization input
GND	19	GND	Main ground
VDDIO	20	A_IN	Input voltage for SPI, FOUT and AMUX buffers Allow voltage compatibility with MCU I/Os
FOUT	21	D_OUT	Frequency synchronization output
MISO	22	D_OUT	SPI bus Master input slave output
MOSI	23	D_IN	SPI bus Master output slave Input
SCLK	24	D_IN	SPI bus Clock input
CSB	25	D_IN	Chip select (active low)
AMUX	26	A_OUT	Multiplexed output to connect to MCU ADC Selection of the analog parameter through SPI
FCCU2	27	D_IN	MCU error monitoring input 2
FCCU1	28	D_IN	MCU error monitoring input 1
INTB	29	D_OUT	Interrupt output
BUCK1_IN	30	A_IN	Low voltage Buck1 input voltage
BUCK1_SW	31	A_OUT	Low voltage Buck1 switching node
PSYNC	32	D_IN/OUT	Power synchronization input/output
BUCK1_FB	33	A_IN	Low voltage Buck1 voltage feedback
GND34	34	GND	pin to be grounded
PRE_COMP	35	A_IN	VPRE compensation network
PRE_CSP	36	A_IN	VPRE positive current sense input
PRE_GLS	37	A_OUT	VPRE low-side gate driver for external MOSFET
PRE_SW	38	A_IN	VPRE switching node

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

Table 5. Pin description...continued

Symbol	Pin	Туре	Description	
PRE_GHS	39	A_OUT	VPRE high-side gate driver for external MOSFET	
PRE_BOOT	40	A_IN/OUT	VPRE bootstrap capacitor	
VBOS	41	A_OUT	Best of supply output voltage	
PRE_FB	42	A_IN	VPRE voltage feedback and negative current sense input	
WAKE1	43	A_IN / D_IN	Wake up input 1 An external serial resistor is required if WAKE1 is a global pin	
VSUP	44	A_IN	Power supply 1 of the device An external reverse battery protection diode in series is mandatory	
VBOOST	45	A_IN	VBOOST voltage feedback	
LDO2	46	A_OUT	Linear regulator 2 output voltage	
LDO1	47	A_OUT	Linear regulator 1 output voltage	
LDO1_IN	48	A_IN	Linear regulator 1 input voltage	
EP	49	GND	Expose pad (BUCK1 and BUCK3 Low Side GNDs are connected to the expose pad) Must be connected to GND	

8 Connection of unused pins

Table 6. Connection of unused pins

Pin	Name	Туре	Connection if not used
1	WAKE2	A_IN / D_IN	External pulldown to GND
2	BUCK3_INQ	A_IN	Open
3	VDDFIN	A_IN	Open
4	BOOST_LS	A_IN	See Section 21.5 "VBOOST not populated"
5	BUCK3_IN	A_IN	Open
6	BUCK3_SW	A_OUT	Open
7	DBG	A_IN	Connection mandatory
8	BUCK3_FB	A_IN	Open – 1.5 MΩ internal resistor bridge pulldown to GND
9	GND9	GND	Connection mandatory
10	VMON4	A_IN	Open – 2 M Ω internal pulldown to GND, OTP_VMON4_EN = 0
11	VMON3	A_IN	Open – 2 M Ω internal pulldown to GND, OTP_VMON3_EN = 0
12	FS0B	D_OUT	Open – 2 MΩ internal pulldown to GND
13	VMON2	A_IN	Open – 2 M Ω internal pulldown to GND, OTP_VMON2_EN = 0
14	VMON1	A_IN	Open – 2 M Ω internal pulldown to GND, OTP_VMON1_EN = 0
15	VCOREMON	A_IN	Connection mandatory
16	PGOOD	D_OUT	Connection mandatory
17	RSTB	D_OUT	Connection mandatory
18	FIN	D_IN	External pulldown to GND

Table 6. Connection of unused pins...continued

Pin	Name	Туре	Connection if not used
19	GND	GND	Connection mandatory
20	VDDIO	A_IN	Connection mandatory
21	FOUT	D_OUT	Open – push pull structure
22	MISO	D_OUT	Open – push pull structure
23	MOSI	D_IN	Open – 450 kΩ internal pullup to VDDIO
24	SCLK	D_IN	External pulldown to GND
25	CSB	D_IN	Open – 450 kΩ internal pullup to VDDIO
26	AMUX	A_OUT	Open
27	FCCU2	D_IN	Open – 200 kΩ internal pullup to VDDIO
28	FCCU1	D_IN	Open – 800 kΩ internal pulldown to GND
29	INTB	D_OUT	Open – 10 kΩ internal pullup to VDDIO
30	BUCK1_IN	A_IN	Connection mandatory
31	BUCK1_SW	A_OUT	Connection mandatory
32	PSYNC	D_IN/OUT	External pullup to VBOS
33	BUCK1_FB	A_IN	Connection mandatory
34	GND34	GND	Connection mandatory
35	PRE_COMP	A_IN	See Section 20.7 "VPRE not populated"
36	PRE_CSP	A_IN	See Section 20.7 "VPRE not populated"
37	PRE_GLS	A_OUT	See Section 20.7 "VPRE not populated"
38	PRE_SW	A_IN	See Section 20.7 "VPRE not populated"
39	PRE_GHS	A_OUT	See Section 20.7 "VPRE not populated"
40	PRE_BOOT	A_IN/OUT	See Section 20.7 "VPRE not populated"
41	VBOS	A_OUT	Connection mandatory
42	PRE_FB	A_IN	See Section 20.7 "VPRE not populated"
43	WAKE1	A_IN / D_IN	External pulldown to GND
44	VSUP	A_IN	Connection mandatory
45	VBOOST	A_OUT	See Section 21.5 "VBOOST not populated"
46	LDO2	A_OUT	Open – power sequence slot 7, OTP_LDO1S[2:0] = '111'
47	LDO1	A_OUT	Open – power sequence slot 7, OTP_LDO2S[2:0] = '111'
48	LDO1_IN	A_IN	Open
49	EP	GND	Connection mandatory

9 Maximum ratings

Table 7. Maximum ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Parameter	Conditions	Min	Max	Unit
Voltage ratings					
VSUP	DC voltage	power supply VSUP pins	-0.3	40	V
WAKE1/2	DC voltage	WAKE1,2 pins; external serial resistor mandatory	-1.0	40	V
PRE_SW	DC voltage	PRE_SW pin	-2.0	40	V
VMON1, 2, 3, VCOREMON, FS0B	DC voltage	VMON1,2,3, VCOREMON, FS0B pins	-0.3	40	V
PRE_GHS, PRE_ BOOT	DC voltage	PRE_GHS, PRE_BOOT pins	-0.3	45.5	V
DBG	DC voltage	DBG pin	-0.3	10	V
BOOST_LS	DC voltage	BOOST_LS pin	-0.3	8.5	V
VBOOST, LDO1_IN	DC voltage	VBOOST, LDO1_IN pins	-0.3	6.5	V
BUCKx_IN	DC voltage	BUCK1_IN, BUCK3_IN, BUCK3_INQ	-1.0	5.5	V
BUCKx_IN	Transient voltage < 3 μs	BUCK1_IN, BUCK3_IN, BUCK3_INQ	-1.0	6.5	V
BUCKx_SW	Transient voltage < 20 ns	BUCK1_SW, BUCK3_SW	-3.0	6.5	V
All other pins	DC voltage	at all other pins	-0.3	5.5	V
Current ratings	ı				'
I_WAKE	Maximum current capability	WAKE1,2	-5.0	5.0	mA
I_SUP	Maximum current capability	VSUP	-5.0	_	mA
	1	I.			

10 Electrostatic discharge

10.1 Human body model (JESD22/A114)

The device is protected up to ± 2 kV, according to the human body model standard with 100 pF and 1.5 k Ω . This protection is ensured at all pins.

10.2 Charged device model

The device is protected up to ±500 V, according to the AEC Q100 - 011 charged device model standard. This protection is ensured at all pins.

10.3 Discharged contact test

The device is protected up to ±8 kV, according to the following discharged contact tests.

Discharged contact test (IEC61000-4-2) at 150 pF and 330 Ω

Discharged contact test (ISO10605.2008) at 150 pF and 2 $\mbox{k}\Omega$


Discharged contact test (ISO10605.2008) at 330 pF and 2 $\mbox{k}\Omega$

This protection is ensured at VSUP, WAKE1, WAKE2, FS0B pins.

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

11 Operating range



- Below the VSUP_UVH threshold, the extended operation range depends on VPRE output voltage configuration and external components.
 - When VPRE is configured at 5.0 V, VPRE may not remain in its regulation range
 - VSUP minimum voltage depends on external components (L_{PI_DCR}) and application conditions (I_{PRE}, F_{PRE SW})

12 Thermal ratings

Table 8. Thermal ratings

Symbol	Parameter	Conditions		Min	Max	Unit
$R_{\theta JA}$	Thermal resistance junction to ambient	2s2p circuit board	[1]	_	31	°C/W
$R_{\theta JA}$	Thermal resistance junction to ambient	2s6p circuit board	[1]	_	23	°C/W
$R_{\theta JB}$	Thermal resistance junction to board	2s2p circuit board	[1]	_	15	°C/W
$R_{\theta JB}$	Thermal resistance junction to board	2s6p circuit board	[1]	_	10	°C/W
$R_{\theta JC_BOT}$	Thermal resistance junction to case bottom	between the die and the solder pad on the bottom of the package	[1]	_	1	°C/W
$R_{\theta JP_TOP}$	Thermal resistance junction to package top	between package top and the junction temperature	[1]	_	3	°C/W
T _A	Ambient temperature (Grade 1)			-40	125	°C
T _J	Junction temperature (Grade 1)			-40	150	°C
T _{STG}	Storage temperature			-55	150	°C

^[1] Per JEDEC JESD51-2 and JESD51-8

13 Characteristics

Table 9. Electrical characteristics


 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Power supply					
I _{SUP_NORMAL}	Current in Normal mode, all regulators ON (I _{OUT} = 0)	_	15	25	mA
I _{SUP_STANDBY}	Current in Standby mode, all regulators OFF except VBOS	_	5	10	mA
I _{SUP_OFF1}	Current in OFF mode (Power Down), T _A < 85 °C	_	10	15	μA
I _{SUP_OFF2}	Current in OFF mode (Power Down), T _A = 125 °C	_	_	25	μA
V _{SUP_UV7}	VSUP undervoltage threshold (7.0 V)	7.2	7.5	7.8	V
V/	VSUP undervoltage threshold high (during power up and Vsup rising) OTP_VSUP_CFG = 0	4.7	_	5.1	V
V_{SUP_UVH}	VSUP undervoltage threshold high (during power up and Vsup rising) OTP_VSUP_CFG = 1	6.0	_	6.4	V
W.	VSUP undervoltage threshold low (during power up and Vsup falling) OTP_VSUP_CFG = 0	4.0	_	4.4	V
V _{SUP_UVL}	VSUP undervoltage threshold low (during power up and Vsup falling) OTP_VSUP_CFG = 1	5.3	_	5.7	V
T _{SUP_UV}	V _{SUP_UV7} , V _{SUP_UVH} and V _{SUP_UVL} filtering time	6.0	10	15	μs

14 Functional description

The FS84 QFN48EP device has two independent logic blocks. The main state machine manages the power management, the Standby mode and the wake-up sources. The fail-safe state machine manages the power management monitoring, MCU monitoring and the monitoring of an external IC.

14.1 Simplified functional state diagram-ASILB version (WD enabled in OTP)



VALID WD = 0

- when the WD is disabled by OTP OR
- when the WD period = 0 OR
- when the device is in INIT_FS sate


$VALID_WD = 1$

- when the WD period is different than 0 AND
- when the device is in one of the following states: WAIT_ABIST2 or ABIST2 or ASSERT_FS0B or NORMAL_FS

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

14.2 Simplified functional state diagram–QM version (WD disabled in OTP)



14.3 Main state machine

The FS84 QFN48EP starts when VSUP > V_{SUP_UVH} and WAKE1 or WAKE2 > WAKE12_{VIH}. VBOS powers up first, followed by VPRE and VBOOST. The OTP-programmed power-up sequence then executes for the remaining regulators if the PSYNC pin is pulled up to VBOS. During the power-up sequence, if VSUP < V_{SUP_UVL} , the device goes back into Standby mode. When power up is finished, the main state machine is in Normal_M mode, which is the application running mode with all the regulators on, and V_{SUP_UVL} has no effect even if VSUP < V_{SUP_UVL} . See Figure 4 for the minimum operating voltage.

The power-up sequence can be synchronized with another PMIC using the PSYNC pin. This allows the FS84 QFN48EP to stop, either before or after VPRE is turned on, and wait for the external PMIC's feedback on the PSYNC pin before continuing with its own power-up sequence. (See Section 27.3 "PSYNC for two FS84 QFN48EP" for more details on the PSYNC pin.) If the power-up sequence from VPRE on to NORMAL_M is not completed within one second, the device goes back into Standby mode. VPRE restarts when VSUP > V_{SUP} UVH and WAKE1 or WAKE2 > WAKE12_{VIH}.

The device is put into Standby mode by a SPI command from the MCU. (For an application without an MCU, if the WD is disabled by the OTP_WD_DIS bit, the device goes into Standby mode when both WAKE1 and WAKE 2 = 0.) The device goes into Standby mode following the power down sequence in order to stop all the regulators

in the reverse order that they were powered up. When VPRE is supplying an external PMIC, VPRE shutdown can be delayed from 250 µs to 32 ms by the OTP_VPRE_off_dly bit in order to wait for the external PMIC to complete its power down sequence.

If a VPRE loss (VPRE < V_{PRE_UVL}) or VBOS loss (VBOS < V_{BOS_UVL}) occurs, the device stops and goes directly into Standby mode without executing the power down sequence. VPRE restarts when VSUP > V_{SUP_UVH} and WAKE1 or WAKE2 > WAKE12_{VIH}.

If a VPRE_FB_OV or a TSD detection occurs on a regulator configured by the OTP_conf_tsd[5:0] bits, or if a deep fail-safe request is received from the fail-safe state machine when DFS = 1, the device stops and goes directly to DEEP-FS mode without executing the power down sequence.

Exiting DEEP-FS mode is only possible when WAKE1 = 0 or when 4 seconds have passed while the autoretry feature is activated by the OTP_Autorety_en bit. The number of autroretries can range from 15 to infinity, depending on the OTP_Autoretry_infinite bit setting. VPRE restarts when VSUP > V_{SUP} UVH and WAKE1 > WAKE12_{VIH}.

14.4 Fail-safe state machine

The fail-safe state machine starts LBIST execution when VBOS > V_{BOS_POR} . When the LBIST completes, the 8-second timer monitoring the RSTB pin starts. ABIST1 then executes automatically when all the regulators assigned to ABIST1 have passed their undervoltage threshold and remain under their overvoltage threshold. When the ABIST1 is done, the RSTB and PGOOD pins are released and the initialization of the device is opened for 256 ms. If the WD is not correctly refreshed within the 256 ms window, RSTB is asserted and the fault error counter is increased by one. An ABIST1 failure does not prevent RSTB and PGOOD from being released but FS0B remains asserted.

The first good watchdog refresh closes the INIT_FS. Continuous watchdog refreshes are then required. The device waits for the regulators assigned to ABIST2 in the FS_I_OVUV_SAFE_REACTION1 register during INIT_FS to be started. When the ABIST2 completes with no failures, the fault counter must be cleared with the appropriate number of good watchdog refreshes in order to release the FS0B pin per the procedure described in Section 31.7.4 "FS0B release".

When FS0B pin is released, the device is ready to run the application with all the selected monitoring activated. If a fault is detected while the application is running, the FS84 QFN48EP reacts by asserting the safety pins (PGOOD, RSTB and FS0B) according to its configuration. The safety pins hierarchical priority is: 1-PGOOD, 2-RSTB, 3-FS0B.

14.5 Power sequencing


VPRE is the first regulator to start automatically, followed by BOOST, which precedes SLOT_0. The other regulators start based on the OTP power sequencing configuration. Seven slots are available to program the start-up sequence of BUCK1, BUCK 3, LDO1 and LDO2 regulators. To accommodate the different ramp-up speeds of BUCK1 and BUCK3, the delay between each slot is configurable to 250 µs or 1 ms by OTP using the OTP Tslot bit.

The power-up sequence starts at SLOT_0 and ends at SLOT_7 while the power down sequence is executed in reverse order. This means that all regulators set to SLOT_7 and powered up by SPI, will be stopped first during the power down sequence. All the SLOTs are executed, even if there is no regulator assigned to SLOT. The regulators assigned to SLOT_7 are not started during the power-up sequence. If they were enabled by OTP,

FS84QFN48EP


All information provided in this document is subject to legal disclaimers.

they can be started (or not) later in NORMAL_M mode with an SPI write command to the M REG CTRL1 register.



Each regulator is assigned to a SLOT by OTP configuration using OTP_VB1S[2:0] for BUCK1, OTP_VB3S[2:0] for BUCK3, OTP_LDO1S[2:0] for LDO1 and OTP_LDO2S[2:0] for LDO2.

To achieve the correct sequence, the different soft-start durations of the BUCKs and the LDOs should be considered during SLOT assignment.




PGOOD and RSTB release depends on a combination of the power-up sequence and whichever regulator is assigned to PGOOD and ABIST1 through the voltage monitoring connection (VCOREMON, VDDIOMON and VMONx). The FS84_OTP_Config file used to generate the OTP device configuration generates the power-up sequence of an OTP configuration in the OTP_conf_summary sheet.

14.6 Debug mode

The FS84 QFN48EP enters in Debug mode with the sequence described in Figure 9:

- 1. DBG pin = V_{DBG} and $VSUP > V_{SUP\ UVH}$
- 2. WAKE1 or WAKE2 > WAKE12_{VIH}

 V_{DBG} and VSUP can come up at the same time as long as WAKE1 or WAKE2 comes up last.



When the DBG pin is asserted low after T_{DBG} without SPI command access, the device starts with the internal OTP configuration.

If V_{DBG} voltage is maintained at the DBG pin, a new OTP configuration can be emulated or programmed by SPI communication using the NXP FlexGUI interface and an NXP socket EVB. Once the OTP process completes, the device starts with the new OTP configuration when the DBG pin is asserted low. The OTP emulation/programming is only possible during engineering development. OTP programming in production is done by NXP.

In Debug mode, the watchdog window is fully open, the deep fail-safe request from the fail-safe state machine (DFS = 1) is masked, the 8-second timer monitoring of the RSTB pin is disabled, the fail-safe output pin FS0B cannot be released, and the OTP emulation and programming of a raw device by SPI is enabled.

In Debug mode, no watchdog refresh is required. This facilitates the debugging of hardware and software routines (i.e. SPI commands). However, all watchdog functions remain active (seed, LFSR, WD refresh counter, WD error counter, etc.). WD errors are detected and counted with notifications sent to the RSTB pin.

To release FS0B without taking care of the watchdog window, disable the watchdog window with WDW_PERIOD[3:0] = 0000 in FS_WD_WINDOW register before leaving the Debug mode. To leave Debug mode, write DBG_EXIT bit = 1 in FS_STATES register.

Refer to AN12333 for more details on Debug mode entry implementation.

Table 10. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.


Symbol	Parameter	Min	Тур	Max	Unit
V_{DBG}	Debug mode entry threshold	4.5	5	5.5	V
T _{DBG}	Debug mode entry filtering time (minimum duration of DBG = V _{DBG} after VSUP > V _{SUP_UVH} and WAKE1 or WAKE2 > WAKE12 _{VIH}	7	_	_	ms

14.7 Flow charts

The following flow charts describe how the device starts and what to do when the RSTB pin is released.


14.7.1 Application flow chart

In application mode, the Debug pin is connected to GND and watchdog refresh is required as soon as INIT_FS is closed. This flow chart is only applicable for ASIL B versions.



14.7.2 Debug flow chart

In Debug mode, the Debug pin is managed according to <u>Section 14.5 "Power sequencing"</u> description. The watchdog window is fully open, and the watchdog refresh is not required. This flow chart is only applicable for ASIL B versions.



Note: Disabling the watchdog before INIT_FS closure and Debug mode exit by SPI allows FS0B release. Otherwise, FS0B is stuck low in Debug mode.

15 Register mapping

Register	M/FS			Add	ress			R/W Read / Write Reference		
		Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	SPI		
M_FLAG	0	0	0	0	0	0	0	0/1	Read / Write	Section 16.3
M_MODE	0	0	0	0	0	0	1	0/1	Read / Write	Section 16.4
M_REG_CTRL1	0	0	0	0	0	1	0	0/1	Read / Write	Section 16.5
M_REG_CTRL2	0	0	0	0	0	1	1	0/1	Read / Write	Section 16.6
M_AMUX	0	0	0	0	1	0	0	0/1	Read / Write	Section 16.7
M_CLOCK	0	0	0	0	1	0	1	0/1	Read / Write	Section 16.8
M_INT_MASK1	0	0	0	0	1	1	0	0/1	Read / Write	Section 16.9
M_INT_MASK2	0	0	0	0	1	1	1	0/1	Read / Write	Section 16.10
M_FLAG1	0	0	0	1	0	0	0	0/1	Read / Write	Section 16.11
M_FLAG2	0	0	0	1	0	0	1	0/1	Read / Write	Section 16.12
M_VMON_REGX	0	0	0	1	0	1	0	0/1	Read / Write	Section 16.13
M_LVB1_SVS	0	0	0	1	0	1	1	0	Read only	Section 16.14
M_MEMORY0	0	1	0	0	0	1	1	0/1	Read / Write	Section 16.15
M_MEMORY1	0	1	0	0	1	0	0	0/1	Read / Write	Section 16.16
M_DEVICEID	0	1	0	0	1	0	1	0	Read only	Section 16.17

Register	M/FS			Add	ress			R/W	Read / Write	Reference
		Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	SPI		
FS_GRL_FLAGS	1	0	0	0	0	0	0	0	Read only	Section 17.3
FS_I_OVUV_SAFE_ REACTION1	1	0	0	0	0	0	1	0/1	Write during INIT then Read only	Section 17.4
FS_I_NOT_OVUV_SAFE_ REACTION1	1	0	0	0	0	1	0	0/1	Write during INIT then Read only	
FS_I_OVUV_SAFE_ REACTION2	1	0	0	0	0	1	1	0/1	Write during INIT then Read only	Section 17.5
FS_I_NOT_OVUV_SAFE_ REACTION2	1	0	0	0	1	0	0	0/1	Write during INIT then Read only	
FS_I_WD_CFG	1	0	0	0	1	0	1	0/1	Write during INIT then Read only	Section 17.6
FS_I_NOT_WD_CFG	1	0	0	0	1	1	0	0/1	Write during INIT then Read only	
FS_I_SAFE_INPUTS	1	0	0	0	1	1	1	0/1	Write during INIT then Read only	Section 17.7
FS_I_NOT_SAFE_INPUTS	1	0	0	1	0	0	0	0/1	Write during INIT then Read only	
FS_I_FSSM	1	0	0	1	0	0	1	0/1	Write during INIT then Read only	Section 17.8
FS_I_NOT_FSSM	1	0	0	1	0	1	0	0/1	Write during INIT then Read only	
FS_I_SVS	1	0	0	1	0	1	1	0/1	Write during INIT then Read only	Section 17.9
FS_I_NOT_SVS	1	0	0	1	1	0	0	0/1	Write during INIT then Read only	
FS_WD_WINDOW	1	0	0	1	1	0	1	0/1	Read / Write	<u>Section 17.10</u>
FS_NOT_WD_WINDOW	1	0	0	1	1	1	0	0/1	Read / Write	
FS_WD_SEED	1	0	0	1	1	1	1	0/1	Read / Write	<u>Section 17.11</u>
FS_WD_ANSWER	1	0	1	0	0	0	0	1	Write only	Section 17.12
FS_OVUVREG_STATUS	1	0	1	0	0	0	1	0/1	Read / Write	Section 17.13
FS_RELEASE_FS0B	1	0	1	0	0	1	0	0/1	Read / Write	Section 17.14
FS_SAFE_IOS	1	0	1	0	0	1	1	0/1	Read / Write	<u>Section 17.15</u>
FS_DIAG_SAFETY	1	0	1	0	1	0	0	0/1	Read / Write	<u>Section 17.16</u>
FS_INTB_MASK	1	0	1	0	1	0	1	0/1	Read / Write	Section 17.17
FS_STATES	1	0	1	0	1	1	0	0/1	Read / Write	Section 17.18

16 Main register mapping

16.1 Main writing registers overview

Table 11. Main writing registers overview

jic	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16	
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
1	M_FLAG	0	0	0	0	0	0	0	0	
		0	0	0	SPI_M_CLK	SPI_M_REQ	SPI_M_CRC	0	0	
	M_MODE	0	0	0	0	0	0	0	0	
		0	EXT_FIN_DIS	0	0	0	W2DIS	W1DIS	GoTo_STBY	
	M_REG_CTRL1	VPRE_PD_DIS	VPDIS	BOOSTDIS	BUCK1DIS	0	BUCK3DIS	LDO1DIS	LDO2DIS	
		0	VPEN	BOOSTEN	BUCK1EN	0	BUCK3EN	LDO1EN	LDO2EN	
	M_REG_CTRL2	VBSTS	SR[1:0]	BOOSTTS DCFG	BUCK1TSDCFG	0	BUCK3TSDCFG	LDO1TSDCFG	LDO2TSDCFG	
		0	0	0	VPRE	SRLS	0	VPRE	SRHS	
	M_AMUX	0	0	0	0	0	0	0	0	
		0	0	RATIO			AMUX[4:0]			
	M_CLOCK	MOD_CONF		FOUT_MU	X_SEL[3:0]			FOUT_PHASE[2:0]]	
		FOUT_ CLK_SEL	EXT_FIN_SEL	FIN_DIV	MOD_EN		CLK_TU	JNE[3 :0]		
	M_INT_MASK1	0	VPREOC_M	0	BUCK1OC_M	0	BUCK3OC_M	LDO1OC_M	LDO2OC_M	
		0	0	BOOSTTSD_M	BUCK1TSD_M	0	BUCK3TSD_M	LDO1TSD_M	LDO2TSD_M	
	M_INT_MASK2	0	0	0	0	VBOOSTOV_M	VBOSUVH_M	COM_M	VPRE_ FB_OV_M	
		VBOOST_ UVH_M	VSUPUV7	0	VPREUVH	VSUPUV	VSUPUVH	WAKE1_M	WAKE2_M	
	M_FLAG1	VBOSUVH	VBOOSTUVH	VPREOC	BUCK1OC	0	BUCK3OC	LDO10C	LDO2OC	
		0	VBOOSTOV	VBOOSTOT	BUCK1OT	0	вискзот	LDO10T	LDO2OT	
	M_FLAG2	VPRE_FB_OV	VSUPUV7	0	0	0	0	0	0	
		VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	0	0	WK2FLG	WK1FLG	
	M_VMON_REGX	0	0	0	0		VMON4_REG[2:0]		VMON3_REG[2]	
VMON3_REG[1:0]										
	M_MEMORY0		MEMORY0[15:0]							
	M_MEMORY1				MEMOR	Y1[15:0]				

16.2 Main reading registers overview

Table 12. Main reading registers overview

gic	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16	
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
in	M_FLAG	COM_ERR	WU_G	VPRE_G	VBOOST_G	VBUCK1_G	RESERVED	VBUCK3_G	VLDO1_G	
		VLDO2_G	0	0	SPI_M_CLK	SPI_M_REQ	SPI_M_CRC	RESERVED	RESERVED	
	M_MODE	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PLL_LOCK_RT	
		EXT_FIN_ SEL_RT	RESERVED	MAIN_NORMAL	RESERVED	RESERVED	W2DIS	W1DIS	RESERVED	
	M_REG_CTRL1	VPRE_PD_DIS	VPDIS	BOOSTDIS	BUCK1DIS	RESERVED	BUCK3DIS	LDO1DIS	LDO2DIS	
		0	VPEN	BOOSTEN	BUCK1EN	RESERVED	BUCK3EN	LDO1EN	LDO2EN	
	M_REG_CTRL2	VBSTS	SR[1:0]	BOOSTTS DCFG	BUCK1TSDCFG	RESERVED	BUCK3TSDCFG	LDO1TSDCFG	LDO2TSDCFG	
		RESERVED	RESERVED	RESERVED	VPRE	SRLS	RESERVED	VPRE	SRHS	
	M_AMUX	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	
		RESERVED	RESERVED	RATIO			AMUX[4:0)	,	•	
	M_CLOCK	MOD_CONF		FOUT_MU	X_SEL[3:0]		FOUT_PHASE[2:0]			
		FOUT_ CLK_SEL	RESERVED	FIN_DIV	MOD_EN	CLK_TUNE[3:0]				
	M_INT_MASK1	RESERVED	VPREOC_M	RESERVED	BUCK1OC_M	RESERVED	BUCK3OC_M	LDO1OC_M	LDO2OC_M	
		RESERVED	RESERVED	BOOSTTSD_M	BUCK1TSD_M	RESERVED	BUCK3TSD_M	LDO1TSD_M	LDO2TSD_M	
	M_INT_MASK2	RESERVED	RESERVED	RESERVED	RESERVED	VBOOSTOV_M	VBOSUVH_M	COM_M	VPRE_ FB_OV_M	
		VBOOST_ UVH_M	VSUPUV7	RESERVED	VPREUVH	VSUPUV	VSUPUVH	WAKE1_M	WAKE2_M	
	M_FLAG1	VBOSUVH	VBOOSTUVH	VPREOC	BUCK1OC	RESERVED	BUCK3OC	LDO10C	LDO2OC	
		CLK_FIN_ DIV_OK	VBOOSTOV	VBOOSTOT	BUCK1OT	RESERVED	BUCK3OT	LDO10T	LDO2OT	
	M_FLAG2	VPRE_FB_OV	VSUPUV7	BOOST_ST	BUCK1_ST	RESERVED	BUCK3_ST	LDO1_ST	LDO2_ST	
		VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	WK2RT	WK1RT	WK2FLG	WK1FLG	
	M_VMON_REGX	RESERVED	RESERVED	RESERVED	RESERVED		VMON4_REG[2:0]		VMON3_ REG[2:0]	
		VMON3_	REG[1:0]		VMON2_REG[2:0]			VMON1_REG[2]		
	M_LVB1_SVS	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	
		RESERVED	RESERVED	RESERVED			LVB1_SVS[4:0]			
	M_MEMORY0				MEMOR	Y0[15:0]				
	M_MEMORY0				MEMOR	Y1[15:0]				
	M_DEVICEID		FM_R	EV[3:0]			MM_R	EV[3:0]		
					DEVICE	EID[7:0]				

16.3 M_FLAG register

When the device starts up, clear all the flags by writing 1s on all bits.

Table 13. M_FLAG register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	0	0
Read	COM_ERR	WU_G	VPRE_G	VBOOST_G	VBUCK1_G	RESERVED	VBUCK3_G	VLDO1_G
Reset	0	1	1	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	0	0	0	SPI_M_CLK	SPI_M_REQ	SPI_M_CRC	0	0
Read	VLDO2_G	0	0	SPI_M_CLK	SPI_M_REQ	SPI_M_CRC	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0

Table 14. M_FLAG register bit description

Bit	Symbol	Description
23	COM_ERR	Report an error in the Communication (SPI) COM_ERR = SPI_M_CRC or SPI_M_CLK or SPI_M_REQ or FS_COM_G
		0 No failure
		1 Failure
		Reset condition: Real-time information - cleared when all individual bits are cleared
22	WU_G	Report a wake-up event by WAKE1 or WAKE2 WU_G = WK1FLG or WK2FLG
		0 No wake event
		1 Wake event
		Reset condition: Real-time information - cleared when all individual bits are cleared
21	VPRE_G	Report an event on VPRE (status change or failure) VPRE_G = VPREOC or VPREUVH or VPREUVL or VPRE_FB_OV
		0 No event
		1 Event occurred
		Reset condition: Real-time information - cleared when all individual bits are cleared
20	VBOOST_G	Report an event on VBOOST (status change or failure) VBOOST_G = VBOOSTOT or BOOSTOV
		0 No event
		1 Event occurred
		Reset condition: Real-time information - cleared when all individual bits are cleared
19	VBUCK1_G	Report an event on BUCK1 (status change or failure) VBUCK1_G = BUCK1OC or BUCK1OT
		0 No event
		1 Event occurred
		Reset condition: Real-time information - cleared when all individual bits are cleared
17	VBUCK3_G	Report an event on BUCK3 (status change or failure) VBUCK3_G = BUCK3OC or BUCK3OT
		0 No event
		1 Event occurred
		Reset condition: Real-time information - cleared when all individual bits are cleared
16	VLDO1_G	Report an event on LDO1 (status change or failure) VLDO1_G = LDO1OC or LDO1OT
		0 No event
		1 Event occurred
		Reset condition: Real-time information

Table 14. M_FLAG register bit description...continued

Bit	Symbol	Description
15	VLDO2_G	Report an event on LDO2 (status change or failure) VLDO2_G = LDO2OC or LDO2OT
		0 No event
		1 Event occurred
		Reset condition: Real-time information
12	SPI_M_CLK	Main domain SPI SCLK error detection
		0 No error
		1 Wrong number of clock cycles (<32 or >32)
		Reset condition: POR / clear on Write (write '1')
11	SPI_M_REQ	Invalid main domain SPI access (wrong Write or Read, Write to INIT registers in normal mode, wrong address)
		0 No error
		1 SPI violation
		Reset condition: POR / clear on Write (write '1')
10	SPI_M_CRC	Main domain SPI communication CRC issue
		0 No error
		1 Error detected in the SPI CRC
		Reset condition: POR / clear on Write (write '1')

16.4 M_MODE register

Table 15. M_MODE register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PLL_ LOCK_RT
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	EXT_ FIN_DIS	0	0	0	W2DIS	W1DIS	GoTo_STBY
Read	EXT_FIN_ SEL_RT	RESERVED	MAIN_ NORMAL	RESERVED	RESERVED	W2DIS	W1DIS	RESERVED
Reset	0	0	1	0	0	0	0	0

Table 16. M MODE register bit description

ſ			
	Bit	Symbol	Description
	16	PLL_LOCK_RT	Real time status of the PPL
			0 PLL not locked
			1 PLL locked
			Reset condition: POR

Table 16. M_MODE register bit description...continued

Bit	Symbol	Description				
15	EXT_FIN_SEL_RT	Real time status of FIN clock selection				
		0 Internal clock oscillator is selected				
		1 External FIN clock is selected				
		Reset condition: POR				
14	EXT_FIN_DIS	Disable request of EXT FIN selection at PLL input				
		0 No effect				
		1 Disable FIN selection				
		Reset condition: POR				
13	MAIN NORMAL	Main state machine status				
		0 Main state machine is not in Normal mode				
		1 Main state machine is in Normal mode				
		Reset condition: POR				
10	W2DIS	WAKE2 wake up disable				
		0 wake up enable				
		1 wake up disable				
		Reset condition: POR				
9	W1DIS	WAKE1 wake up disable				
		0 Wake up enable				
		1 Wake up disable				
		Reset condition: POR				
8	GoTo_STBY	Standby mode request				
		0 Device remains in current state				
		1 Device enters in Standby mode				
		Reset condition: POR				

16.5 M_REG_CTRL1 register

Table 17. M REG CTRL1 register bit allocation

Table 17. M_REG_CTRET register bit anocation								
Bit	23	22	21	20	19	18	17	16
Write	VPRE_ PD_DIS	VPDIS	BOOSTDIS	BUCK1DIS	0	BUCK3DIS	LDO1DIS	LDO2DIS
Read	VPRE_ PD_DIS	RESERVED						
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	0	VPEN	BOOSTEN	BUCK1EN	0	BUCK3EN	LDO1EN	LDO2EN
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

Table 18. M_REG_CTRL1 register bit description

Bit	Symbol	Description				
23	VPRE_PD_DIS	Force disable of VPRE pulldown				
		0 No effect (VPRE pulldown is automatically controlled by the logic)				
		1 VPRE pulldown disable request				
		Reset condition: POR				
22	VPDIS	Disable request of VPRE				
		0 No effect (regulator remains in existing state)				
		1 VPRE disable request				
		Reset condition: POR				
21	BOOSTDIS	Disable request of BOOST				
		0 No effect (regulator remains in existing state)				
		1 BOOST disable request				
		Reset condition: POR				
20	BUCK1DIS	Disable request of BUCK1				
		0 No effect (regulator remains in existing state)				
		1 BUCK1 disable request				
		Reset condition: POR				
18	BUCK3DIS	Disable request of BUCK3				
		0 No effect (regulator remains in existing state)				
		1 BUCK3 disable request				
		Reset condition: POR				
17	LDO1DIS	Disable request of LDO1				
		0 No effect (regulator remains in existing state)				
		1 LDO1 disable request				
		Reset condition: POR				
16	LDO2DIS	Disable request of LDO2				
		0 no effect (regulator remains in existing state)				
		1 LDO2 disable request				
		Reset condition: POR				
14	VPEN	Enable request of VPRE				
		0 No effect (regulator remains in existing state)				
		1 VPRE enable request (after a VPDIS request)				
		Reset condition: POR				
13	BOOSTEN	Enable request of BOOST				
		0 No effect (regulator remains in existing state)				
		1 BOOST enable request				
		Reset condition: POR				
12	BUCK1EN	Enable request of BUCK1				
		0 No effect (regulator remains in existing state)				
		1 BUCK1 enable request				
		Reset condition: POR				

Table 18. M REG CTRL1 register bit description...continued

Bit	Symbol	Description					
10	BUCK3EN	Enable request of BUCK3					
		0 No effect (regulator remains in existing state)					
		1 BUCK3 enable request					
		Reset condition: POR					
9	LDO1EN	Enable request of LDO1					
		0 No effect (regulator remains in existing state)					
		1 LDO1 enable request					
		Reset condition: POR					
8	LDO2EN	Enable request of LDO2					
		0 no effect (regulator remains in existing state)					
		1 LDO2 enable request					
		Reset condition: POR					

16.6 M_REG_CTRL2 register

Table 19. M_REG_CTRL2 register bit allocation								
Bit	23	22	21	20	19	18	17	16
Write	VBSTSR[1:0]		BOOSTTS DCFG	BUCK1 TSDCFG	0	BUCK3 TSDCFG	LDO1 TSDCFG	LDO2 TSDCFG
Read	VBSTSR[1:0]		BOOSTTS DCFG	BUCK1 TSDCFG	RESERVED	BUCK3 TSDCFG	LDO1 TSDCFG	LDO2 TSDCFG
Reset	OTP	ОТР	ОТР	OTP	0	OTP	ОТР	OTP
		ı	1					1
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	VPRES	RLS[1:0]	0	VPRESF	RHS[1:0]
Read	RESERVED	RESERVED	RESERVED	VPRESRLS[1:0] RESERVED VPRESR		RHS[1:0]		

1

1

0

ОТР

ОТР

Table 20. M_REG_CTRL2 register bit description

0

0

0

Bit	Symbol	Description				
23 to 22	VBSTSR[1:0]	VBOOST low-side slew rate control				
		00 50 V/μs - slow				
		01 100 V/µs – medium				
		10 300 V/µs – fast				
		11 500 V/μs – ultra fast				
		Reset condition: POR				
21	BOOSTTSDCFG	BOOST behavior in case of TSD				
		0 Regulator shutdown				
		1 Regulator shutdown and state machine transition to DEEP-FS				
		Reset condition: POR				

Reset

Table 20. M_REG_CTRL2 register bit description...continued

Bit	Symbol	Description				
20	BUCK1TSDCFG	BUCK1 behavior in case of TSD				
		0 Regulator shutdown				
		1 Regulator shutdown and state machine transition to DEEP-FS				
		Reset condition: POR				
18	BUCK3TSDCFG	BUCK3 behavior in case of TSD				
		0 Regulator shutdown				
		1 Regulator shutdown and state machine transition to DEEP-FS				
		Reset condition: POR				
17	LDO1TSDCFG	LDO1 behavior in case of TSD				
		0 Regulator shutdown				
		1 Regulator shutdown and state machine transition to DEEP-FS				
		Reset condition: POR				
16	LDO2TSDCFG	LDO2 behavior in case of TSD				
		0 Regulator shutdown				
		1 Regulator shutdown and state machine transition to DEEP-FS				
		Reset condition: POR				
12 to 11	VPRESRLS[1:0]	VPRE low-side slew rate control				
		00 130 mA typical drive capability - slow				
		01 260 mA typical drive capability - medium				
		10 520 mA typical drive capability - fast				
		11 900 mA typical drive capability - ultra fast				
		Reset condition: POR				
9 to 8	VPRESRHS[1:0]	VPRE high-side slew rate control				
		00 130 mA typical drive capability - slow				
		01 260 mA typical drive capability - medium				
		10 520 mA typical drive capability - fast				
		11 900 mA typical drive capability - ultra fast				
		Reset condition: POR				

16.7 M_AMUX register

0

0

Table 21. M_AMUX register bit allocation

0

Table 21. M_AMOX register bit anocation								
Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	RATIO	AMUX[4:0]				
Read	RESERVED	RESERVED	RATIO	AMUX[4:0]				

FS84QFN48EP

Reset

All information provided in this document is subject to legal disclaimers.

0

0

0

© 2023 NXP B.V. All rights reserved.

0

0

Table 22. M_AMUX register bit description

Bit	Symbol	Description				
13	RATIO	Selection of divider ratio for Vsup, Wake1 and Wake 2 inputs				
		0 Ratio = 7.5 when Vsup is selected, 7.45 when WAKE1 or WAKE2 are selected				
		1 Ratio = 14 when Vsup is selected,13.85 when WAKE1 or WAKE2 are selected				
		Reset condition				
12 to 8	AMUX[4:0]	See <u>Table 91</u>				

16.8 M_CLOCK register

Table 23. M CLOCK register bit allocation

Table 23. M_CCOOK register bit anocation								
Bit	23	22	21	20	19	18	17	16
Write	MOD_CONF		FOUT_MUX_SEL[3:0] FOUT_PHASE[2:0]					0]
Read	MOD_CONF		FOUT_MUX_SEL[3:0] FOU					0]
Reset	0	0	0 0 0 0 0					0
Bit	15	14	13	12	11	10	9	8

Bit	15	14	13	12	11	10	9	8
Write	FOUT_ CLK_SEL	EXT_ FIN_SEL	FIN_DIV	MOD_EN		CLK_TU	NE[3 :0]	
Read	FOUT_ CLK_SEL	RESERVED	FIN_DIV	MOD_EN		CLK_TU	NE[3 :0]	
Reset	0	0	0	0	0	0	0	0

Table 24. M_CLOCK register bit description

Bit	Symbol	Description				
23	MOD_CONF	Modulation configuration of main oscillator				
		0 range ± 5% 23 kHz				
		1 range ± 5% 94 kHz				
		Reset condition: POR				
22 to 19	FOUT_MUX_SEL[3:0]	See <u>Table 89</u>				
18 to 16	FOUT_PHASE[2:0]	FOUT phase shifting configuration (see Section 25.2 "Phase shifting")				
		000 No shift				
		001 Shifted by 1 clock cycle of CLK running at 20 MHz				
		010 Shifted by 2 clock cycle of CLK running at 20 MHz				
		011 Shifted by 3 clock cycle of CLK running at 20 MHz				
		100 Shifted by 4 clock cycle of CLK running at 20 MHz				
		101 Shifted by 5 clock cycle of CLK running at 20 MHz				
		110 Shifted by 6 clock cycle of CLK running at 20 MHz				
		111 Shifted by 7 clock cycle of CLK running at 20 MHz				
		Reset condition: POR				

Table 24. M_CLOCK register bit description...continued

Bit	Symbol	Description
15	FOUT_CLK_SEL	FOUT_clk frequency selection (CLK1 or CLK2)
		0 FOUT_clk = CLK1
		1 FOUT_clk = CLK2
		Reset condition: POR
14	EXT_FIN_SEL	Enable request of EXT FIN selection at PLL input
		0 No effect
		1 FIN selection request
		Reset condition: POR
13	FIN_DIV	FIN input signal divider selection
		0 Divider by 1
		1 Divider by 6
		Reset condition: POR
12	MOD_EN	Modulation activation of main oscillator
		0 Modulation disabled
		1 Modulation enabled
		Reset condition: POR
11 to 8	CLK_TUNE[3:0]	See <u>Table 88</u>

16.9 M_INT_MASK1 register

Table 25. M_INT_MASK1 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	VPREOC_M	0	BUCK1OC_ M	0	BUCK3OC_ M	LDO1OC_M	LDO2OC_M
Read	RESERVED	VPREOC_M	RESERVED	BUCK1OC_ M	RESERVED	BUCK3OC_ M	LDO1OC_M	LDO2OC_M
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	0	0	BOOSTTSD _M	BUCK1TSD _M	0	BUCK3TSD _M	LDO1TSD_M	LDO2TSD_M
Read	RESERVED	RESERVED	BOOSTTSD _M	BUCK1TSD _M	RESERVED	BUCK3TSD _M	LDO1TSD_M	LDO2TSD_M
Reset	0	0	0	0	0	0	0	0

Table 26. M_INT_MASK1 register bit description

Bit	Symbol	Description
22	VPREOC_M	Inhibit INTERRUPT for VPRE overcurrent
		0 INT not masked
		1 INT masked
		Reset condition: POR

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

Table 26. M_INT_MASK1 register bit description...continued

Bit	Symbol	Description
20	BUCK1OC_M	Inhibit INTERRUPT for BUCK1 overcurrent
		0 INT not masked
		1 INT masked
		Reset condition: POR
18	BUCK3OC_M	Inhibit INTERRUPT for BUCK3 overcurrent
		0 INT not masked
		1 INT masked
		Reset condition: POR
17	LDO1OC_M	Inhibit INTERRUPT for LDO1 overcurrent
		0 INT not masked
		1 INT masked
		Reset condition: POR
16	LDO2OC_M	Inhibit INTERRUPT for LDO2 overcurrent
		0 INT not masked
		1 INT masked
		Reset condition: POR
13	BOOSTTSD_M	Inhibit INTERRUPT for BOOST overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR
12	BUCK1TSD_M	Inhibit INTERRUPT for BUCK1 overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR
10	BUCK3TSD_M	Inhibit INTERRUPT for BUCK3 overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR
9	LDO1TSD_M	Inhibit INTERRUPT for LDO1 overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR
8	LDO2TSD_M	Inhibit INTERRUPT for LDO2 overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR

16.10 M_INT_MASK2 register

Table 27. M_INT_MASK2 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	VBOOSTOV _M	VBOSUVH_ M	COM_M	VPRE_ FB_OV_M
Read	RESERVED	RESERVED	RESERVED	RESERVED	VBOOSTOV _M	VBOSUVH_ M	COM_M	VPRE_ FB_OV_M
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	VBOOST_ UVH_M	VSUPUV7_M	0	VPREUVH_ M	VSUPUVL_M	VSUPUVH_ M	WAKE1_M	WAKE2_M
Read	VBOOST_ UVH_M	VSUPUV7_M	RESERVED	VPREUVH_ M	VSUPUVL_M	VSUPUVH_ M	WAKE1_M	WAKE2_M
Reset	0	0	0	0	0	0	0	0

Table 28. M_INT_MASK2 register bit description

Bit	Symbol	Description
19	VBOOSTOV_M	Inhibit INTERRUPT for VBOOST_OV any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR
18	VBOSUVH_M	Inhibit INTERRUPT for VBOS_UVH any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR
17	COM_M	Inhibit INTERRUPT for COM any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR
16	VPRE_FB_OV_M	Inhibit INTERRUPT for VPRE_FB_OV
		0 INT not masked
		1 INT masked
		Reset condition: POR
15	VBOOSTUVH_M	Inhibit INTERRUPT for VBOOST_UVH
		0 INT not masked
		1 INT masked
		Reset condition: POR
14	VSUPUV7_M	Inhibit INTERRUPT for VSUP_UV7
		0 INT not masked
		1 INT masked
		Reset condition: POR

Table 28. M_INT_MASK2 register bit description...continued

Bit	Symbol	Description
12	VREUVH_M	Inhibit INTERRUPT for VSUP_UVH
		0 INT not masked
		1 INT masked
		Reset condition: POR
11	VSUPUVL_M	Inhibit INTERRUPT for VSUP_UVL
		0 INT not masked
		1 INT masked
		Reset condition: POR
10	VSUPUVH_M	Inhibit INTERRUPT for VPRE_UVH
		0 INT not masked
		1 INT masked
		Reset condition: POR
9	WAKE1_M	Inhibit INTERRUPT for WAKE1 any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR
8	WAKE2_M	Inhibit INTERRUPT for WAKE2 any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR

16.11 M_FLAG1 register

When the device starts up, it is recommended to clear all the flags by writing 1s on all bits

Table 29. M_FLAG1 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	VBOSUVH	VBOOSTU VH	VPREOC	BUCK1OC	0	BUCK3OC	LDO10C	LDO2OC
Read	VBOSUVH	VBOOSTU VH	VPREOC	BUCK1OC	RESERVED	BUCK3OC	LDO10C	LDO2OC
Reset	1	1	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	0	VBOOSTOV	VBOOSTOT	BUCK1OT	0	BUCK3OT	LDO10T	LDO2OT
Read	CLK_FIN_ DIV_OK	VBOOSTOV	VBOOSTOT	BUCK1OT	RESERVED	BUCK3OT	LDO1OT	LDO2OT
Reset	0	0	0	0	0	0	0	0

Table 30. M_FLAG1 register bit description

Bit	Symbol	Description
23	VBOSUVH	VBOS undervoltage high event (falling)
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
22	VBOOSTUVH	VBOOST undervoltage high event (falling)
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
21	VPREOC	VPRE overcurrent event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
20	BUCK1OC	BUCK1 overcurrent event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
18	BUCK3OC	BUCK3 overcurrent
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
17	LDO1OC	LDO2 overcurrent
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
16	LDO2OC	LDO1 overcurrent
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
15	CLK_FIN_DIV_OK	CLK_FIN_DIV monitoring
		0 Not OK: FIN _{ERR_LONG} < CLK_FIN_DIV deviation < FIN _{ERR_SHORT}
		1 OK: FIN _{ERR_SHORT} < CLK_FIN_DIV deviation < FIN _{ERR_LONG}
		Reset condition: Real-time information
14	VBOOSTOV	VBOOST overvoltage protection event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
13	VBOOSTOT	VBOOST overtemperature shutdown event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')

Table 30. M_FLAG1 register bit description...continued

Bit	Symbol	Description						
12	BUCK10T	BUCK1 overtemperature shutdown event						
		0 No event						
		1 Event occurred						
		Reset condition: POR / Clear on Write (write '1')						
10	BUCK3OT	BUCK3 overtemperature shutdown event						
		0 No event						
		1 Event occurred						
		Reset condition: POR / Clear on Write (write '1')						
9	LDO10T	LDO1 overtemperature shutdown event						
		0 No event						
		1 Event occurred						
		Reset condition: POR / Clear on Write (write '1')						
8	LDO2OT	LDO2 overtemperature shutdown event						
		0 No event						
		1 Event occurred						
		Reset condition: POR / Clear on Write (write '1')						

16.12 M_FLAG2 register

When the device starts up, clear all the flags by writing 1s on all bits.

Table 31. M_FLAG2 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	VPRE_ FB_OV	VSUPUV7	0	0	0	0	0	0
Read	VPRE_ FB_OV	VSUPUV7	BOOST_ST	BUCK1_ST	RESERVED	BUCK3_ST	LDO1_ST	LDO2_ST
Reset	0	1	1	1	1	1	1	1

Bit	15	14	13	12	11	10	9	8
Write	VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	0	0	WK2FLG	WK1FLG
Read	VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	WK2RT	WK1RT	WK2FLG	WK1FLG
Reset	1	1	1	1	0	1	0	1

Note: Reset value for FS8416, wake up by Wake1, all regulators started by default during power-up sequence.

Table 32. M FLAG2 register bit description

14510 01. III_1	able 62. III_1 EAGE register bit decomption						
Bit	Symbol	Description					
23	VPRE_FB_OV	/PRE_FB_OV event					
		0 No event					
		1 Event occurred					
		Reset condition: POR / Clear on Write (write '1')					

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 32. M_FLAG2 register bit description...continued

Bit	Symbol	Descriptioncontinued Description
22	VSUPUV7	VSUP_UV7 event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
21	BOOST_ST	BOOST state
		0 Regulator OFF
		1 Regulator ON
		Reset condition: Real-time information
20	BUCK1_ST	BUCK1 state
		0 Regulator OFF
		1 Regulator ON
		Reset condition: Real-time information
18	BUCK3_ST	BUCK3 state
		0 Regulator OFF
		1 Regulator ON
		Reset condition: Real-time information
17	LDO1_ST	LDO1 state
		0 regulator OFF
		1 regulator ON
		Reset condition: Real-time information
16	LDO2_ST	LDO2 state
		0 regulator OFF
		1 regulator ON
		Reset condition: Real-time information
15	VPREUVL	VPRE_UVL event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
14	VPREUVH	VPRE_UVH event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
13	VSUPUVL	VSUP_UVL event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
12	VSUPUVH	VSUP_UVH event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')

Table 32. M_FLAG2 register bit description...continued

Bit	Symbol	Description
11	WK2RT	Report event: WAKE2 real time state
		0 WAKE2 is low level
		1 WAKE2 is high
		Reset condition: Real-time information
10	WK1RT	Report event: WAKE1 real time state
		0 WAKE1 is low level
		1 WAKE1 is high
		Reset condition: Real-time information
9	WK2FLG	WAKE2 wake up source flag
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')
8	WK1FLG	WAKE1 wake up source flag
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write '1')

16.13 M_VMON_REGx register

Table 33. M VMON REGx register bit allocation

Table 33. IV	_VIVION_REG	t register bit	anooution					
Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	VMON4_REG[2:0]			VMON3_ REG[2]
Read	RESERVED	RESERVED	RESERVED	RESERVED	VMON4_REG[2:0]			VMON3_ REG[2]
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Dit	10	17	10	12	- ''	10	<u> </u>	
Write	VMON3_	REG[1:0]	V	MON2_REG[1:0)]	VMON1_REG[1:0]		
Read	VMON3_	REG[1:0]	V	VMON2_REG[1:0] VMON1_REG[MON1_REG[1:0	0]
Reset	0	0	0	0	0	0	0	0

Table 34. M_VMON_REGx register bit description

Bit	Symbol	Description
19 to 17	VMON4_REG[2:0]	Regulator assignment to VMON4
		000 External regulator
		001 VPRE
		010 LDO1
		011 LDO2
		100 RESERVED
		101 BUCK3
		11x External regulator
		Reset condition: POR
16 to 14	VMON3_REG[2:0]	Regulator assignment to VMON3
		000 External regulator
		001 VPRE
		010 LDO1
		011 LDO2
		100 RESERVED
		101 BUCK3
		11x External regulator
		Reset condition: POR
13 to 11	VMON2_REG[2:0]	Regulator assignment to VMON2
		000 External regulator
		001 VPRE
		010 LDO1
		011 LDO2
		100 RESERVED
		101 BUCK3
		11x External regulator
		Reset condition: POR
10 to 8	VMON1_REG[2:0]	Regulator assignment to VMON1
		000 External regulator
		001 VPRE
		010 LDO1
		011 LDO2
		100 RESERVED
		101 BUCK3
		11x External regulator
		Reset condition: POR

16.14 M_LVB1_SVS register

Table 35. M_LVB1_SVS register bit allocation

Bit	23	22	21	20	19	18	17	16
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Read	RESERVED	RESERVED	RESERVED			LVB1_SVS[4:0]		
Reset	0	0	0	0	0	0	0	0

Table 36. M_LVB1_SVS register bit description

Bit	Symbol	Description
12 to 8	LVB1_SVS[4:0]	Static voltage scaling negative offset
		00000 0 mV
		00001 −6.25 mV
		00010 −12.50 mV
		00011 −18.75 mV
		00100 -25 mV
		00101 −31.25 mV
		00110 −37.5 mV
		00111 -43.75 mV
		01000 -50 mV
		01001 -56.25 mV
		01010 -62.5 mV
		01011 -68.75 mV
		01100 -75 mV
		01101 -81.25 mV
		01110 −87.5 mV
		01111 -93.75 mV
		10000 −100 mV
		Reset condition: POR

16.15 M_MEMORY0 register

Table 37. M_MEMORY0 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write		MEMORY0[15:8]						
Read		MEMORY0[15:8]						
Reset	0	0	0	0	0	0	0	0

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Bit	15	14	13	12	11	10	9	8
Write		MEMORY0[7:0]						
Read		MEMORY0[7:0]						
Reset	0	0	0	0	0	0	0	0

Table 38. M_MEMORY0 register bit description

Bit	Symbol	Description
23 to 8	MEMORY0[15:0]	Free memory field for data storage
		0 16 bits free memory
		1
		Reset condition: POR

16.16 M_MEMORY1 register

Table 39. M MEMORY1 register bit allocation

141010 001 111_	INICINIOITI	giotor bit and	Journoll					
Bit	23	22	21	20	19	18	17	16
Write				MEMOR	Y1[15:8]			
Read				MEMOR	Y1[15:8]			
Reset	0 0 0 0 0 0 0							0
Bit	15	14	13	12	11	10	9	8
Write				MEMOF	RY1[7:0]			
Read	MEMORY1[7:0]							
Reset	0	0	0	0	0	0	0	0

Table 40. M MEMORY1 register bit description

Bit	Symbol	Description
23 to 8	MEMORY1[15:0]	Free memory field for data storage
		0 16 bits free memory
		1
		Reset condition: POR

16.17 M_DEVICEID register

Table 41. M DEVICEID register bit allocation

Table 41. W_	DEVICEID IE	gister bit and	Cation						
Bit	23	22	21	20	19	18	17	16	
Read	FMREV[3:0] MMREV[3:0]								
Reset	0	0	1	1	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
Read		DEVICEID[7:0]							
Reset	0	0	0	0	0	0	0	0	

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 42. M_DEVICEID register bit description

Bit	Symbol	Description			
23 to 20	FMREV[3:0]	Full mask revision			
		Full mask revision configured by metal connection			
		Reset condition: POR			
19 to 16	MMREV[3:0]	Metal Mask Revision			
		Metal mask revision configured by metal connection			
		Reset condition: POR			
15 to 8	DEVICEID[7:0]	Device ID			
		xx Device ID from OTP_DEVICEID[7:0] bits			
		Reset condition: POR			

17 Fail-safe register mapping

17.1 Fail-safe writing registers overview

Table 43. Fail-safe writing registers overview

	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16		
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
fe	FS_I_OVUV_ SAFE_REACTION1	VCOREMON_OV	_FS_IMPACT[1:0]	VCOREMON_UV	_FS_IMPACT[1:0]	0	VCOREMON _ABIST2	VDDIO_ABIST2	VMON1_ ABIST2		
		VMON2_ ABIST2	VMON3_ ABIST2	VMON4_ ABIST2	0	VDDIO_OV_F	S_IMPACT[1:0]	0] VDDIO_UV_FS_IMPACT[1:			
	FS_I_OVUV_	VMON4_OV_F	S_IMPACT[1:0]	VMON4_UV_FS_IMPACT[1:0] VMON3_OV			S_IMPACT[1:0]	VMON3_UV_F	S_IMPACT[1:0]		
	SAFE_REACTION2	VMON2_OV_FS_IMPACT[1:0]		VMON2_UV_F	S_IMPACT[1:0]	VMON1_OV_F	S_IMPACT[1:0]	VMON1_UV_F	S_IMPACT[1:0]		
	FS_I_WD_CFG	WD_ERR_	LIMIT[1:0]	0	WD_RFR_	_LIMIT[1:0]	0	WD_FS_IN	MPACT[1:0]		
		0	0	0	0	0	0	0	0		
	FS_I_SAFE_ INPUTS	FCCU_0	DFG[1:0]	0	FCCU12_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ FLT_POL	0	FCCU12_ FS_IMPAC		
		FCCU1_ FS_IMPACT	FCCU2_ FS_IMPACT	0	0	0	0	0	0		
	FS_I_FSSM	FLT_ERR_CI	NT_LIMIT[1:0]	0	FLT_ERR_I	MPACT[1:0]	0	RSTB_DUR	0		
		FS0B_SC_ HIGH_CFG	0	CLK_MON_DIS	DIS_8s	0	0	0	0		
	FS_I_SVS			SVS_OFFSET[4:0]		•	0	0	0		
		0	0	0	0	0	0	0	0		
	FS_WD_WINDOW		WDW_PE	RIOD [3:0]	1	0		WDW_DC[2:0]			
		0	0	0	0		WDW_REC	:OVERY[3:0]			
	FS_WD_SEED				WD_SE	ED[15:8]					
		WD_SEED[7:0]									
	FS_WD_ANSWER										
		WD_ANSWER[7:0]									
	FS_OVUVREG_ STATUS	VCOREMON _OV	VCOREMON _UV	VDDIO_OV	VDDIO_UV	VMON4_OV	VMON4_UV	VMON3_OV	VMON3_U		
		VMON2_OV	VMON2_UV	VMON1_OV	VMON1_UV	0	FS_DIG_ REF_OV	FS_OSC_DRIFT	0		
	FS_RELEASE_				RELEASE_	FS0B[15:8]					
	FS0B				RELEASE	_FS0B[7:0]					
	FS_SAFE_IOS	PGOOD_DIAG	PGOOD_ EVENT	0	EXT_RSTB	0	0	RSTB_EVENT	RSTB_DIAG		
		RSTB_REQ	0	0	FS0B_DIAG	FS0B_REQ	GOTO_INITFS	0	0		
	FS_DIAG_SAFETY	FCCU12	FCCU1	FCCU2	0	0	0	BAD_WD_DATA	BAD_WD_ TIMING		
		0	0	SPI_FS_CLK	SPI_FS_REQ	SPI_FS_CRC	0	0	0		
	FS_INTB_MASK	0	0	0	0	0	0	INT_INH_ VMON4_OV_UV	INT_INH_ VMON3_OV_		
		INT_INH_ VMON2_OV_UV	INT_INH_ VMON1_OV_UV	INT_INH_ VDDIO_OV_UV	INT_INH_ VCOREMON _OV_UV	INT_INH_BAD_ WD_REFRESH	0	INT_INH_ FCCU2	INT_INH_ FCCU1		
	FS_STATES	0	DBG_EXIT	0	0	OTP_ CORRUPT	0	REG_ CORRUPT	0		

17.2 Fail-safe reading registers overview

Table 44. Fail-safe reading registers overview

	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16		
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
fe	FS_GRL_FLAGS	FS_COM_G	FS_WD_G	FS_IO_G	FS_REG_ OVUV_G	RESERVED	RESERVED	RESERVED	RESERVED		
		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED		
	FS_I_OVUV_ SAFE_REACTION1	VCOREMON_OV	_FS_IMPACT[1:0]	VCOREMON_UV_FS_IMPACT[1:0]		RESERVED	VCOREMON _ABIST2	VDDIO_ABIST2	VMON1_ ABIST2		
		VMON2_ ABIST2	VMON3_ ABIST2	VMON4_ ABIST2	RESERVED	VDDIO_OV_FS	S_IMPACT[1:0]	VDDIO_UV_F	S_IMPACT[1:0]		
	FS_I_OVUV_	VMON4_OV_F	S_IMPACT[1:0]	VMON4_UV_FS_IMPACT[1:0]		VMON3_OV_F	S_IMPACT[1:0]	VMON3_UV_F	S_IMPACT[1:0]		
	SAFE_REACTION2	VMON2_OV_F	S_IMPACT[1:0]	VMON2_UV_FS_IMPACT[1:0]		VMON1_OV_F	S_IMPACT[1:0]	VMON1_UV_F	S_IMPACT[1:0]		
	FS_I_WD_CFG	WD_ERR_	LIMIT[1:0]	RESERVED	WD_RFR_	LIMIT[1:0]	RESERVED	WD_FS_IN	/IPACT[1:0]		
		RESERVED	,	WD_RFR_CNT[2:0]		WD_ERR	_CNT[3:0]			
	FS_I_SAFE_ INPUTS	FCCU_0	CFG[1:0]	RESERVED	FCCU12_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ FLT_POL	RESERVED	FCCU12_ FS_IMPACT		
		FCCU1_ FS_IMPACT	FCCU2_ FS_IMPACT	RESERVED	0	0	0	0	RESERVED		
	FS_I_FSSM	FLT_ERR_CI	NT_LIMIT[1:0]	RESERVED	FLT_ERR_I	MPACT[1:0]	RESERVED	RSTB_DUR	RESERVED		
		FS0B_SC_ RESERVED C		CLK_MON_DIS	DIS_8s		FLT_ERR_CNT[3:0]				
	FS_I_SVS			SVS_OFFSET[4:0]			RESERVED	RESERVED	RESERVED		
		RESERVED	RESERVED	reserved	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED		
	FS_WD_WINDOW		WDW_PE	RIOD[3:0]	ı	RESERVED		WDW_DC[2:0]			
		RESERVED	RESERVED	RESERVED	RESERVED		WDW_REC	OVERY[3:0]			
	FS_WD_SEED	WD_ SEED[15:8]									
		WD_SEED[7:0]									
	FS_WD_ANSWER				WD_ANS\	WER[15:8]					
		WD_ANSWER[7:0]									
	FS_OVUVREG_ STATUS	VCOREMON _OV	VCOREMON _UV	VDDIO_OV	VDDIO_UV	VMON4_OV	VMON4_UV	VMON3_OV	VMON3_UV		
		VMON2_OV	VMON2_UV	VMON1_OV	VMON1_UV	RESERVED	FS_DIG_ REF_OV	FS_OSC_DRIFT	RESERVED		
	FS_RELEASE_				RELEASE_	FS0B[15:8]	FS0B[15:8]				
	FS0B				RELEASE_	_FS0B[7:0]					
	FS_SAFE_IOS	PGOOD_DIAG	PGOOD_ EVENT	PGOOD_SNS	EXT_RSTB	RSTB_DRV	RSTB_SNS	RSTB_EVENT	RSTB_DIAG		
		RESERVED	FS0B_DRV	FS0B_SNS	FS0B_DIAG	RESERVED	RESERVED	FCCU2_RT	FCCU1_RT		
	FS_DIAG_SAFETY	FCCU12	FCCU1	FCCU2	RESERVED	0	0	BAD_WD_DATA	BAD_WD_ TIMING		
		ABIST1_OK	ABIST2_OK	SPI_FS_CLK	SPI_FS_REQ	SPI_FS_CRC	RESERVED	RESERVED	LBIST_OK		
	FS_INTB_MASK	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	INT_INH_ VMON4_OV_UV	INT_INH_ VMON4_OV_L		
		INT_INH_ VMON2_OV_UV	INT_INH_ VMON1_OV_UV	INT_INH_ VDDIO_OV_UV	INT_INH_ VCOREMON _OV_UV	INT_INH_BAD_ WD_REFRESH	0	INT_INH_ FCCU2	INT_INH_ FCCU1		
	FS_STATES	RESERVED	RESERVED	DBG_MODE	RESERVED	OTP_ CORRUPT	RESERVED	REG_ CORRUPT	RESERVED		
		RESERVED	RESERVED	RESERVED	FSM_STATE[4:0]						

17.3 FS_GRL_FLAGS register

Table 45. FS_GRL_FLAGS register bit allocation

Bit	23	22	21	20	19	18	17	16
Read	FS_COM_G	FS_WD_G	FS_IO_G	FS_REG_ OVUV_G	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	1	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

Table 46. FS_GRL_FLAGS register bit description

Bit	Symbol	Description
23	FS_COM_G	Report an issue in the communication (SPI) FS_COM_G = SPI_FS_CLK or SPI_FS_REQ or SPI_FS_CRC
		0 No failure
		1 Failure
		Reset condition: Real-time information - cleared when all individual bits are cleared
22	FS_WD_G	Report an issue on the watchdog refresh FS_WD_G = BAD_WD_DATA or BAD_WD_TIMING
		0 Good WD refresh
		1 Bad WD refresh
		Reset condition: Real-time information - cleared when all individual bits are cleared
21	FS_IO_G	Report an issue in one of the fail-safe IOs FS_IO_G = PGOOD_DIAG or RSTB_DIAG or FS0B_DIAG
		0 No failure
		1 Failure
		Reset condition: real time information - cleared when all individual bits are cleared
20	FS_REG_OVUV_G	Report an issue in one of the voltage monitoring (OV or UV) FS_REG_OVUV_G = VCOREMON_OV or VCOREMON_UV or VDDIO_OV or VDDIO_UV or VMON4_OV or VMON4_UV or VMON3_OV or VMON3_UV or VMON2_OV or VMON2_UV or VMON1_OV or VMON1_UV
		0 No failure
		1 Failure
		Reset condition: real time information - cleared when all individual bits are cleared

17.4 FS_I_OVUV_SAFE_REACTION1 register

Table 47. FS_I_OVUV_SAFE_REACTION1 register bit allocation

10010 111 1 0	dolo 41. 1 0_1_0 vo v_0AI E_NEAD HORT Toglotol bit dillocation							
Bit	23	22	21	20	19	18	17	16
Write	VCOREM FS_IMP	ION_OV_ ACT[1:0]	VCOREMON_UV_ FS_IMPACT[1:0]		0	VCOREMON _ABIST2	VDDIO_ ABIST2	VMON1_ ABIST2
Read		VCOREMON_OV_ FS_IMPACT[1:0]		VCOREMON_UV_ FS_IMPACT[1:0]		VCOREMON _ABIST2	VDDIO_ ABIST2	VMON1_ ABIST2
Reset	1	1	0	1	0	0	0	0

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Bit	15	14	13	12	11	10	9	8
Write	VMON2_ ABIST2	VMON3_ ABIST2	VMON4_ ABIST2	0	VDDIO_OV_ VDDIO_U' FS_IMPACT[1:0] FS_IMPACT			
Read	VMON2_ ABIST2	VMON3_ ABIST2	VMON4_ ABIST2	RESERVED	VDDIO_OV_ VDDIO FS_IMPACT[1:0] FS_IMPA			
Reset	0	0	0	0	1	1	0	1

Table 48. FS_I_OVUV_SAFE_REACTION1 register bit description

Symbol	Description				
VCOREMON_OV_FS_IMPACT[1:0]	<u>Table 116</u>				
VCOREMON_UV_FS_IMPACT[1:0]	<u>Table 116</u>				
VCOREMON_ABIST2	VCOREMON ABIST2 configuration				
	0 No ABIST				
	1 VCOREMON BIST executed during ABIST2				
	Reset condition: POR				
VDDIO_ABIST2	VDDIO ABIST2 configuration				
	0 No ABIST				
	1 VDDIO BIST executed during ABIST2				
	Reset condition: POR				
VMON1_ABIST2	VMON1 ABIST2 configuration				
	0 No ABIST				
	1 VMON1 BIST executed during ABIST2				
	Reset condition: POR				
VMON2_ABIST2	VMON2 ABIST2 configuration				
	0 No ABIST				
	1 VMON2 BIST executed during ABIST2				
	Reset condition: POR				
VMON3_ABIST2	VMON3 ABIST2 configuration				
	0 No ABIST				
	1 VMON3 BIST executed during ABIST2				
	Reset condition: POR				
VMON4_ABIST2	VMON4 ABIST2 configuration				
	0 No ABIST				
	1 VMON4 BIST executed during ABIST2				
	Reset condition: POR				
VDDIO_OV_FS_IMPACT[1:0]	<u>Table 119</u>				
VDDIO_UV_FS_IMPACT[1:0]	<u>Table 119</u>				
	VCOREMON_OV_FS_IMPACT[1:0] VCOREMON_UV_FS_IMPACT[1:0] VCOREMON_ABIST2 VDDIO_ABIST2 VMON1_ABIST2 VMON2_ABIST2 VMON3_ABIST2 VMON4_ABIST2 VDDIO_OV_FS_IMPACT[1:0]				

17.5 FS_I_OVUV_SAFE_REACTION2 register

Table 49. FS_I_OVUV_SAFE_REACTION2 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	VMON4_OV_		VMON4_UV_		VMON3_OV_		VMON3_UV_	
	FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]	
Read	VMON4_OV_		VMON4_UV_		VMON3_OV_		VMON3_UV_	
	FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]	
Reset	1	1	0	1	1	1	0	1

Bit	15	14	13	12	11	10	9	8
Write	VMON2_OV_		VMON2_UV_		VMON1_OV_		VMON1_UV_	
	FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]	
Read	VMON2_OV_		VMON2_UV_		VMON1_OV_		VMON1_UV_	
	FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]		FS_IMPACT[1:0]	
Reset	1	1	0	1	1	1	0	1

Table 50. FS_I_OVUV_SAFE_REACTION2 register bit description

Bit	Symbol	Description
23 to 22	VMON4_OV_FS_IMPACT[1:0]	See <u>Table 121</u>
21 to 20	VMON4_UV_FS_IMPACT[1:0]	
19 to 18	VMON3_OV_FS_IMPACT[1:0]	
17 to 16	VMON3_UV_FS_IMPACT[1:0]	
15 to 14	VMON2_OV_FS_IMPACT[1:0]	
13 to 12	VMON2_UV_FS_IMPACT[1:0]	
11 to 10	VMON1_OV_FS_IMPACT[1:0]	
9 to 8	VMON1_UV_FS_IMPACT[1:0]	

17.6 FS_I_WD_CFG register

Table 51. FS I WD CFG register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	WD_ERR_	LIMIT[1:0]	0	WD_RFR_	LIMIT[1:0]	0	WD_FS_IN	IPACT[1:0]
Read	WD_ERR_	LIMIT[1:0]	RESERVED	WD_RFR_	LIMIT[1:0]	RESERVED	RESERVED WD_FS_IMPACT[
Reset	0	1	0	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	0	0	0	0	0
Read	RESERVED	W	WD_RFR_CNT[2:0]			WD_ERR	_CNT[3:0]	
Reset	0	0	0	0	0	0	0	0

Table 52. FS_I_WD_CFG register bit description

Bit	Symbol	Description
23 to 22	WD_ERR_LIMIT[1:0]	See <u>Table 106</u>

FS84QFN48EF

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 52. FS_I_WD_CFG register bit description...continued

Bit	Symbol	Description
20 to 19	WD_RFR_LIMIT[1:0]	See Table 107
17 to 16	WD_FS_IMPACT[1:0]	See Table 108
14 to 12	WD_RFR_CNT[2:0]	Reflect the value of the watchdog refresh counter
		000 0
		001 1
		010 2
		011 3
		100 4
		101 5
		110 6
		111 7
		Reset condition: POR
11 to 8	WD_ERR_CNT[3:0]	Reflect the value of the watchdog error counter
		0000 0
		0001 1
		0010 2
		0011 3
		0100 4
		0101 5
		0110 6
		0111 7
		1000 8
		Reset condition: POR

17.7 FS_I_SAFE_INPUTS register

Table 53. FS_I_SAFE_INPUTS register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	FCCU_0	CFG[1:0]	0	FCCU12_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ FLT_POL	0	FCCU12_ FS_IMPACT
Read	FCCU_CFG[1:0]		RESERVED	FCCU12_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ FLT_POL	RESERVED	FCCU12_ FS_IMPACT
Reset	0	1	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8
Write	FCCU1_ FS_IMPACT	FCCU2_ FS_IMPACT	0	0	0	0	0	0
Read	FCCU1_ FS_IMPACT	FCCU2_ FS_IMPACT	RESERVED	0	0	0	0	RESERVED
Reset	1	1	0	0	0	1	1	0

Table 54. FS_I_SAFE_INPUTS register bit description

Bit	Symbol	Description
23 to 22	FCCU_CFG[1:0]	See <u>Table 110</u>
20	FCCU12_FLT_POL	See Table 111
19	FCCU1_FLT_POL	See <u>Table 113</u>
18	FCCU2_FLT_POL	See <u>Table 113</u>
16	FCCU12_FS_IMPACT	See Table 112
15	FCCU1_FS_IMPACT	See Table 114
14	FCCU2_FS_IMPACT	See <u>Table 114</u>

17.8 FS_I_FSSM register

Table 55. FS_I_FSSM register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	FLT_ERR_CN	NT_LIMIT[1:0]	0	FLT_ERR_I	MPACT[1:0]	0	RSTB_DUR	0
Read	FLT_ERR_CN	NT_LIMIT[1:0]	RESERVED FLT_ERR_IMPACT[1:0] I		RESERVED	RSTB_DUR	RESERVED	
Reset	0	1	0	1	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	FS0B_SC_ HIGH_CFG	0	CLK_ MON_DIS	DIS_8s	0	0	0	0
Read	FS0B_SC_ HIGH_CFG	RESERVED	CLK_ MON_DIS	DIS_8s	FLT_ERR_CNT[3:0]			
Reset	1	0	0	0	0	0	0	1

Table 56. FS_I_FSSM register bit description

Bit	Symbol	Description
23 to 22	FLT_ERR_CNT_LIMIT[1:0]	See <u>Table 123</u>
20 to 19	FLT_ERR_IMPACT[1:0]	See <u>Table 124</u>
17	RSTB_DUR	RSTB pulse duration configuration
		0 10 ms
		1 1.0 ms
		Reset condition: POR
15	FS0B_SC_HIGH_CFG	Assert RSTB in case of a short to high detected on FS0B
		0 RSTB is not asserted
		1 RSTB is asserted
		Reset condition: POR
13	CLK_MON_DIS	Disable clock monitoring
		0 Clock monitoring enabled
		1 Clock monitoring disabled
		Reset condition: POR

Table 56. FS_I_FSSM register bit description...continued

Bit	Symbol	Description
12	Symbol DIS_8s FLT_ERR_CNT[3:0]	Disable 8 s timer
		0 RSTB low 8 s counter enabled
		1 RSTB low 8 s counter disabled
		Reset condition: POR
11 to 8	FLT_ERR_CNT[3:0]	Reflect the value of the fault error counter
		0000 0
		0001 1
		0010 2
		0011 3
		0100 4
		0101 5
		0110 6
		0111 7
		1000 8
		1001 9
		1010 10
		1011 11
		1100 12
		Reset condition: Real-time information

17.9 FS_I_SVS register

Table 57. FS I SVS register bit allocation

able 57. FS_I_SVS register bit allocation								
Bit	23	22	21	20	19	18	17	16
Write		S	VS_OFFSET[4:	0]		0	0	0
Read	SVS_OFFSET[4:0]				RESERVED	RESERVED	RESERVED	
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0

Table 58. FS_I_SVS register bit description

Bit	Symbol	Description
23 to 19	SVS_OFFSET[4:0]	Static voltage scaling negative offset
		0 0000 0 mV
		0 0001 -6.25 mV
		0 0010 -12.50 mV
		0 0011 -18.75 mV
		0 0100 -25 mV
		0 0101 -31.25 mV
		0 0110 -37.5 mV
		0 0111 -43.75 mV
		0 1000 -50 mV
		0 1001 -56.25 mV
		0 1010 -62.5 mV
		0 1011 -68.75 mV
		0 1100 -75 mV
		0 1101 -81.25 mV
		0 1110 -87.5 mV
		0 1111 -93.75 mV
		1 0000 -100 mV
		Reset condition: POR

17.10 FS_WD_WINDOW register

Table 59. FS_WD_WINDOW register bit allocation

Bit	23	22	21	20	19	18	17	16
Write		WDW_PERIOD [3:0]				WDW_DC[2:0]		
Read		WDW_PE	:RIOD[3:0]		RESERVED	WDW_DC[2:0]		
Reset	0	0	1	1	0	0	1	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	0	WDW_RECOVERY[3:0]			
Read	RESERVED	RESERVED	RESERVED	RESERVED	WDW_RECOVERY[3:0]			
Pocet	0	0	0	0	1	0	1	1

Table 60. FS_WD_WINDOW register bit description

Bit	Symbol	Description
23 to 20	WDW_PERIOD[3:0]	See <u>Table 104</u>
18 to 16	WDW_DC[2:0]	See <u>Table 105</u>
11 to 8	WDW_RECOVERY[3:0]	See <u>Table 109</u>

17.11 FS_WD_SEED register

Table 61. FS_WD_SEED register bit allocation

Bit	23	22	21	20	19	18	17	16	
Write				WD_SE	ED[15:8]	,			
Read				WD_SE	ED[15:8]				
Reset	0	1	0	1	1	0	1	0	
Bit	15	14	13	12	11	10	9	8	
Write		WD_SEED[7:0]							
Read		WD_SEED[7:0]							
Reset	1	0	1	1	0	0	1	0	

Table 62. FS_WD_SEED register bit description

Bit	Symbol	Description	
23 to 8	WD_SEED [15:0]	Watchdog LFSR value	
		0x5AB2 default value at startup	
		Reset condition: POR	

17.12 FS_WD_ANSWER register

Table 63. FS WD ANSWER register bit allocation

Table 05. TO	03. 1 3_WD_ANSWER register bit anocation								
Bit	23	22	21	20	19	18	17	16	
Write		WD_ANSWER[15:8]							
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
Write	WD_ANSWER[7:0]								
Reset	0	0	0	0	0	0	0	0	

Table 64. FS_WD_ANSWER register bit description

Bit	Symbol	Description	
23 to 8	WD_ANSWER[15:0]	Watchdog answer value from the MCU	
		WD answer = 0x5AB2 (see Section 31.3.1)	
		Reset condition: POR	

17.13 FS_OVUVREG_STATUS register

Table 65. FS_OVUVREG_STATUS register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	VCOREMON _OV	VCOREMON _UV	VDDIO_OV	VDDIO_UV	VMON4_OV	VMON4_UV	VMON3_OV	VMON3_UV
Read	VCOREMON _OV	VCOREMON _UV	VDDIO_OV	VDDIO_UV	VMON4_OV	VMON4_UV	VMON3_OV	VMON3_UV
Reset	0	1	0	1	0	1	0	1

Bit	15	14	13	12	11	10	9	8
Write	VMON2_OV	VMON2_UV	VMON1_OV	VMON1_UV	0	FS_DIG_ REF_OV	FS_OSC_ DRIFT	0
Read	VMON2_OV	VMON2_UV	VMON1_OV	VMON1_UV	RESERVED	FS_DIG_ REF_OV	FS_OSC_ DRIFT	RESERVED
Reset	0	1	0	1	0	0	0	0

Table 66. FS_OVUVREG_STATUS register bit description

Bit	Symbol	Description
23	VCOREMON_OV	Overvoltage monitoring on VCOREMON
		0 No overvoltage
		1 Overvoltage reported on VCOREMON
		Reset condition: POR / clear on write (write '1')
22	VCOREMON_UV	Undervoltage monitoring on VCOREMON
		0 No undervoltage
		1 Undervoltage reported on VCOREMON
		Reset condition: POR / clear on write (write '1')
21	VDDIO_OV	Overvoltage monitoring on VDDIO
		0 No overvoltage
		1 Overvoltage reported on VDDIO
		Reset POR / clear on write (write '1') condition
20	VDDIO_UV	Undervoltage monitoring on VDDIO
		0 No undervoltage
		1 Undervoltage reported on VDDIO
		Reset condition: POR / clear on write (write '1')
19	VMON4_OV	Overvoltage monitoring on VMON4
		0 No overvoltage
		1 Overvoltage reported on VMON4
		Reset condition: POR / clear on write (write '1')
18	VMON4_UV	Undervoltage monitoring on VMON4
		0 No undervoltage
		1 Undervoltage reported on VMON4
		Reset condition: POR / clear on write (write '1')

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 66. FS_OVUVREG_STATUS register bit description...continued

Bit	Symbol	Description					
17	VMON3_OV	Overvoltage monitoring on VMON3					
		0 No overvoltage					
		1 Overvoltage reported on VMON3					
		Reset condition: POR / clear on write (write '1')					
16	VMON3_UV	Undervoltage monitoring on VMON3					
		0 No Undervoltage					
		1 Undervoltage reported on VMON3					
		Reset condition: POR / clear on write (write '1')					
15	VMON2_OV	Overvoltage monitoring on VMON2					
		0 No overvoltage					
		1 Overvoltage reported on VMON2					
		Reset condition: POR / clear on write (write '1')					
14	VMON2_UV	Undervoltage monitoring on VMON2					
		0 No undervoltage					
		1 Undervoltage reported on VMON2					
		Reset condition: POR / clear on write (write '1')					
13	VMON1_OV	Overvoltage monitoring on VMON1					
		0 No overvoltage					
		1 Overvoltage reported on VMON1					
		Reset condition: POR / clear on write (write '1')					
12	VMON1_UV	Undervoltage monitoring on VMON1					
		0 No undervoltage					
		1 Undervoltage reported on VMON1					
		Reset condition: POR / clear on write (write '1')					
10	FS_DIG_REF_OV	Overvoltage of the internal digital fail-safe reference voltage					
		0 No overvoltage					
		Overvoltage reported of the internal digital fail-safe reference voltage					
		Reset condition: POR / clear on write (write '1')					
9	FS_OSC_DRIFT	Drift of the fail-safe OSC					
		0 No drift					
		1 Oscillator drift					
		Reset condition: POR / clear on write (write '1')					

17.14 FS_RELEASE_FS0B register

Table 67. FS_RELEASE_FS0B register bit allocation

Bit	23	22	21	20	19	18	17	16
Write		RELEASE_FS0B[15:8]						
Reset	0	0	0	0	0	0	0	0

FS84QFN48EP

Bit	15	14	13	12	11	10	9	8
Write		RELEASE_FS0B[7:0]						
Reset	0	0	0	0	0	0	0	0

Table 68. FS_RELEASE_FS0B register bit description

Bit	Symbol	Description
23 to 8	RELEASE_FS0B [15:0]	Secure 16-bits word to release FS0B
		0 Depend on WD_SEED value and calculation. See Section 31.7.4 "FS0B release".
		1
		Reset condition: POR

17.15 FS_SAFE_IOs register

Table 69. FS_SAFE_IOS register bit allocation

Table 03. 1 0_0Al E_100 register bit allocation								
Bit	23	22	21	20	19	18	17	16
Write	PGOOD_ DIAG	PGOOD_ EVENT	0	EXT_RSTB	0	0	RSTB_ EVENT	RSTB_DIAG
Read	PGOOD_ DIAG	PGOOD_ EVENT	PGOOD_ SNS	EXT_RSTB	RSTB_DRV	RSTB_SNS	RSTB_ EVENT	RSTB_DIAG
Reset	0	1	0	0	0	0	1	0

Bit	15	14	13	12	11	10	9	8
Write	RSTB_REQ	0	0	FS0B_DIAG	FS0B_REQ	GOTO_ INITFS	0	0
Read	RESERVED	FS0B_DRV	FS0B_SNS	FS0B_DIAG	RESERVED	RESERVED	FCCU2_RT	FCCU1_RT
Reset	0	0	0	0	0	0	0	0

Table 70. FS_SAFE_IOS register bit description

Bit	Symbol	Description
23	PGOOD_DIAG	Report a PGOOD Short to High
		0 No failure
		1 Short circuit HIGH
		Reset condition: POR / clear on write (write '1')
22	PGOOD_EVENT	Report a Power GOOD event
		0 No Power GOOD
		1 Power GOOD event occurred
		Reset condition: POR / clear on write (write '1')
21	PGOOD_SNS	Sense of PGOOD pad
		0 PGOOD pad sensed low
		1 PGOOD pad sensed high
		Reset condition: Real-time information

Table 70. FS_SAFE_IOS register bit description...continued

Bit	Symbol	Description
20	EXT_RSTB	Report an external RESET
		0 No external RESET
		1 External RESET
		Reset condition: POR / clear on write (write '1')
19	RSTB_DRV	RSTB driver – digital command
		0 RSTB driver command sensed low
		1 RSTB driver command sensed high
		Reset condition: Real-time information
18	RSTB_SNS	Sense of RSTB pad
		0 RSTB pad sensed low
		1 RSTB pad sensed high
		Reset condition: Real-time information
17	RSTB_EVENT	Report an RSTB event
		0 No RESET
		1 RESET occurred
		Reset condition: POR / clear on write (write '1')
16	RSTB_DIAG	Report an RSTB short to high
		0 No failure
		1 Short circuit high
		Reset condition: POR / clear on write (write '1')
15	RSTB_REQ	Request assertion of RSTB (Pulse)
		0 No assertion
		1 RSTB assertion (pulse)
		Reset condition: POR
14	FS0B_DRV	FS0B driver – digital command
		0 FS0B driver command sensed low
		1 FS0B driver command sensed high
		Reset condition: Real-time information
13	FS0B_SNS	Sense of FS0B pad
		0 FS0B pad sensed low
		1 FS0B pad sensed high
		Reset condition: Real-time information
12	FS0B_DIAG	Report a failure on FS0B
		0 No failure
		1 Short circuit high
		Reset condition: POR / clear on write (write '1')
11	FS0B_REQ	Request assertion of FS0B
		0 No assertion
		1 FS0B assertion
		Reset condition: POR

Table 70. FS_SAFE_IOS register bit description...continued

Bit	Symbol	Description			
10	GOTO_INITFS	Go back to INIT fail-safe request			
		0 No action			
		1 Go back to INIT_FS			
		Reset condition: POR			
9	FCCU2_RT	Report FCCU2 pin level			
		0 LOW level			
		1 HIGH level			
		Reset condition: Real-time information			
8	FCCU1_RT	Report FCCU1 pin level			
		0 LOW level			
		1 HIGH level			
		Reset condition: Real-time information			

17.16 FS_DIAG_SAFETY register

Table 71. FS_DIAG_SAFETY register bit allocation

Table / I. r	able 71. F3_DIAG_SAFETY register bit allocation							
Bit	23	22	21	20	19	18	17	16
Write	FCCU12	FCCU1	FCCU2	0	0	0	BAD_ WD_DATA	BAD_WD_ TIMING
Read	FCCU12	FCCU1	FCCU2	RESERVED	0	0	BAD_ WD_DATA	BAD_WD_ TIMING
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	SPI_FS_CLK	SPI_FS_REQ	SPI_FS_CRC	0	0	0
Read	ABIST1 OK	ABIST2 OK	SPI FS CLK	SPI FS REQ	SPI FS CRC	RESERVED	RESERVED	LBIST OK

0

0

0

0

Table 72. FS_DIAG_SAFETY register bit description

0

0

1

Bit	Symbol	Description		
23	FCCU12	Report an error in the FCCU12 input		
		0 No error		
		1 Error detected		
		Reset condition: POR / clear on write (write '1')		
22	FCCU1	Report an error in the FCCU1 input		
		0 No error		
		1 Error detected		
		Reset condition: POR / clear on write (write '1')		

Reset

Table 72. FS_DIAG_SAFETY register bit description...continued

Bit	Symbol	Description
21	FCCU2	Report an error in the FCCU2 input
		0 No error
		1 Error detected
		Reset condition: POR / clear on write (write '1')
17	BAD_WD_DATA	WD refresh status - Data
		0 Good WD refresh
		1 Bad WD refresh, error in the DATA
		Reset condition: POR / clear on write (write '1')
16	BAD_WD_TIMING	WD refresh status - Timing
		0 Good WD refresh
		1 Bad WD refresh, wrong window or in timeout
		Reset condition: POR / clear on write (write '1')
15	ABIST1_OK	Diagnostic of Analog BIST1
		0 ABIST1 FAIL
		1 ABIST1 PASS
		Reset condition: Real-time information
14	ABIST2_OK	Diagnostic of Analog BIST2
		0 ABIST2 FAIL or NOT EXECUTED
		1 ABIST2 PASS
		Reset condition: Real-time information
13	SPI_FS_CLK	Fail-safe SPI SCLK error detection
		0 No error
		1 Wrong number of clock cycles (<32 or >32)
		Reset condition: POR / clear on write (write '1')
12	SPI_FS_REQ	Invalid fail-safe SPI access (wrong write or read, write to INIT registers in Normal mode, wrong address)
		0 No error
		1 SPI violation
		Reset condition: POR / clear on write (write '1')
11	SPI_FS_CRC	Fail-safe SPI communication CRC issue
		0 No error
		1 Error detected in the CRC
		Reset condition: POR / clear on write (write '1')
8	LBIST_OK	Diagnostic of Logical BIST
		0 LBIST FAIL
		1 LBIST PASS
		Reset condition: Real-time information

17.17 FS_INTB_MASK register

Table 73. FS_INTB_MASK register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	INT_INH_ VMON4_ OV_UV	INT_INH_ VMON3_ OV_UV
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	INT_INH_ VMON4_ OV_UV	INT_INH_ VMON4_ OV_UV
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	INT_INH_ VMON2_ OV_UV	INT_INH_ VMON1_ OV_UV	INT_INH_ VDDIO_ OV_UV	INT_INH_ VCOREMON _OV_UV	INT_INH_ BAD_WD_ REFRESH	0	INT_INH_ FCCU2	INT_INH_ FCCU1
Read	INT_INH_ VMON2_ OV_UV	INT_INH_ VMON1_ OV_UV	INT_INH_ VDDIO_ OV_UV	INT_INH_ VCOREMON _OV_UV	INT_INH_ BAD_WD_ REFRESH	0	INT_INH_ FCCU2	INT_INH_ FCCU1
Reset	0	0	0	0	0	0	0	0

Table 74. FS_INTB_MASK register bit description

Bit	Symbol	Description
17	INT_INH_VMON4_OV_UV	Inhibit INTERRUPT on VMON4 OV and UV event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR
16	INT_INH_VMON3_OV_UV	Inhibit INTERRUPT on VMON3 OV and UV event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR
15	INT_INH_VMON2_OV_UV	Inhibit INTERRUPT on VMON2 OV and UV event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR
14	INT_INH_VMON1_OV_UV	Inhibit INTERRUPT on VMON1 OV and UV event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR
13	INT_INH_VDDIO_OV_UV	Inhibit INTERRUPT on VDDIO OV and UV event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR

Table 74. FS INTB MASK register bit description...continued

Bit	Symbol	Description
12	INT_INH_VCOREMON_OV_UV	Inhibit INTERRUPT on VCOREMON OV and UV event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR
11	INT_INH_BAD_WD_REFRESH	Inhibit INTERRUPT on bad WD refresh event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR
9	INT_INH_FCCU2	Inhibit INTERRUPT on FCCU2 event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR
8	INT_INH_FCCU1	Inhibit INTERRUPT on FCCU1 event
		0 Interruption NOT MASKED
		1 Interruption MASKED
		Reset condition: POR

17.18 FS_STATES register

Table 75. FS STATES register bit allocation

able 75. F5_STATES register bit allocation								
Bit	23	22	21	20	19	18	17	16
Write	0	DBG_EXIT	0	0	OTP_ CORRUPT	0	REG_ CORRUPT	0
Read	RESERVED	RESERVED	DBG_MODE	RESERVED	OTP_ CORRUPT	RESERVED	REG_ CORRUPT	RESERVED
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	FSM_STATE [4:0]				
Reset	0	0	0	0	0	1	1	0

Table 76. FS_STATES register bit description

Bit	Symbol	Description
22	DBG_EXIT	Leave DEBUG mode
		0 No action
		1 Leave DEBUG mode
		Reset condition: POR

Table 76. FS_STATES register bit description...continued

Bit	Symbol	Description
21	DBG_MODE	DEBUG mode status
		0 NOT in DEBUG mode
		1 In DEBUG mode
		Reset condition: Real-time information
19	OTP_CORRUPT	OTP bits corruption detection (5 ms cyclic check)
		0 No error
		1 OTP CRC error detected
		Reset condition: POR / clear on write (write '1')
17	REG_CORRUPT	INIT register corruption detection (real time comparison)
		0 No error
		INIT register content error detected (mismatch between FS_I_Register / FS_I_NOT_ Register)
		Reset condition: POR / clear on write (write '1')
12 to 8	FSM_STATE[3:0]	Report fail-safe state machine current state
		0 0110 INIT_FS
		0 0111 WAIT_ABIST2
		0 1000 ABIST2
		0 1001 ASSERT_FS0B
		0 1010 NORMAL_FS
		Reset condition: Real-time information

18 OTP bits description

18.1 Main OTP Overview

Table 77. Main OTP REGISTERS

Name [1]	Address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
OTP_CFG_VPRE_1	14	0	0	VPREV[V[5:0]	/[5:0]		
OTP_CFG_VPRE_2	15	0	0			VPRES	SC[5:0]			
OTP_CFG_VPRE_3	16	VPREII	_IM[1:0]	1	0	1	1	VPRESE	RHS[1:0]	
OTP_CFG_BOOST_1	17	0	0	VPRE_MODE	0		VBST	V[3:0]		
OTP_CFG_BOOST_2	18	BOOSTEN	VBSTTON	ITIME[1:0]			VBSTSC[4:0]			
OTP_CFG_BOOST_3	19	0	0	0	0	0	1	VBSTS	R[1:0]	
OTP_CFG_BUCK1_1	1A			•	VB1	V[7:0]				
OTP_CFG_BUCK1_2	1B	0	0	0	VB1IND	OPT[1:0]	VB1SW	ILIM[1:0]	0	
OTP_CFG_BUCK3_1	1E	BUCK3EN	VB3IND	OPT[1:0]			VB3V[4:0]			
OTP_CFG_BUCK3_2	1F	0	0	0	\	/B1GMCOMP[2:0)] VB3SWILIM[1:0]		LIM[1:0]	
OTP_CFG_LDO	20	LDO2ILIM		LDO2V[2:0]		LDO1ILIM	LDO1V[2:0]			
OTP_CFG_SEQ_1	21	0	0	0	0	0	VB1S[2:0]			
OTP_CFG_SEQ_2	22	0	0		LDO2S[2:0]		LDO1S[2:0]			
OTP_CFG_SEQ_3	23	DVS_BU	CK1[1:0]	DVS_BL	JCK3[1:0]	Tslot	VB3S[2:0]			
OTP_CFG_CLOCK_1	24	0	0		VPRE_ph[2:0]		1	0	0	
OTP_CFG_CLOCK_2	25	0	0		BUCK1_ph[2:0]	_	VBST_ph[2:0]			
OTP_CFG_CLOCK_3	26	0	0		BUCK3_ph[2:0]	_	0	0	0	
OTP_CFG_CLOCK_4	27	BUCK3_ clk_sel	0	BUCK1_ clk_sel	VBST_clk_sel	VPRE_clk_sel	PLL_sel	0	1	
OTP_CFG_SM_1	28	0	0			conf_T	SD[5:0]			
OTP_CFG_SM_2	29	0	0	0	VPRE_off_dly	Autoretr y_infinite	Autoretry_en	PSYNC_CFG	PSYNC_EN	
OTP_CFG_VSUP_UV	2A	0	0	0	0	0	0	0	VSUPCFG	
OTP_CFG_OV	2C	0	0	0 0 0			VDD	IO_REG_ASSIGN	N[2:0]	
OTP_CFG_DEVID	2D				Device	eID[7:0]				

^[1] Regulator behavior in case of TSD, VPRE and VBOOST slew rate parameters in bold can be changed later by SPI.

18.2 Main OTP bit description

Table 78. Main OTP bit description

Address	Register	Bit	Symbol	Value	Description
14	OTP_CFG_VPRE_1	5 to 0	VPREV[5:0]		VPRE output voltage
				0 01111	3.3 V
				010100	3.8 V
				0 10111	4.1 V
				1 00000	5.0 V
15	OTP_CFG_VPRE_2	5 to 0	VPRESC[5:0]		VPRE slope compensation
				000100	40 mV/µs
				000101	50 mV/µs
				0 00110	60 mV/µs
				0 00111	70 mV/µs
				001000	80 mV/µs
				001001	90 mV/µs
				0 01010	100 mV/µs
				0 01110	140 mV/μs

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
				0 10001	170 mV/μs
				0 10100	200 mV/µs
				0 11000	240 mV/μs
16	OTP_CFG_VPRE_3	7 to 6	VPREILIM[1:0]		VPRE current limitation threshold
				00	50 mV
				01	80 mV
				10	120 mV
				11	150 mV
		1 to 0	VPRESRHS[1:0]		VPRE high-side slew rate control
				00	PU/PD/130 mA
				01	PU/PD/260 mA
				10	PU/PD/520 mA
				11	PU/PD/900 mA
17	OTP_CFG_BOOST_1	5	VPRE_MODE		VPRE mode (PWM, APS)
				0	Force PWM for 455 kHz setting
				1	Automatic Pulse Skipping (APS) for 2.2MHz setting
		3 to 0	VBSTV[3:0]		VBOOST output voltage
				0110	5.0 V
				1101	5.74 V
18	OTP_CFG_BOOST_2	7	BOOSTEN		BOOST enable
				0	Disabled
				1	Enabled
		6 to 5	VBSTTONTIME[1:0]		BOOST minimum ON time
				00	60 ns
				01	50 ns
		4 to 0	VBSTSC[4:0]		VBOOST slope compensation
				0 0110	160 mV/µs
				0 1100	125 mV/µs
				0 1110	79 mV/μs
19	OTP_CFG_BOOST_3	1 to 0	VBSTSR[1:0]		VBOOST low-side slew rate control
				10	300 V/μs
				11	500 V/μs

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
1A	OTP_CFG_BUCK1_1	7 to 0	VB1V[7:0]		VBUCK1 output voltage
				0100 0000	0.8 V
				0100 0100	0.825 V
				0100 1000	0.85 V
				0101 0000	0.9 V
				0101 1000	0.95 V
				0110 0000	1.0 V
				0110 0100	1.025 V
				0110 0101	1.03125 V
				0110 1100	1.075 V
				0110 1110	1.0875 V
				0110 1111	1.09375 V
				0111 0000	1.1 V
				0111 0000	1.11875 V
				0111 0110	1.1375 V
				1000 0000	1.2 V
				1000 1000	1.25 V
				1001 0000	1.3 V
				1001 1000	1.35 V
				1010 0000	1.4 V
				1011 0000	1.5 V
				1011 0001	1.8 V
1B	OTP_CFG_BUCK1_2	4 to 3	VB1INDOPT[1:0]		BUCK1 inductor selection
				00	1 μH
				01	0.47 µH
				10	1.5 µH
		2 to 1	VB1SWILIM[1:0]		BUCK1 current limitation
				01	2.6 A
				11	4.5 A

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
1E	OTP_CFG_BUCK3_1	7	BUCK3EN		BUCK3 enable
				0	Disabled
				1	Enabled
		6 to 5	VB3INDOPT[1:0]		BUCK3 inductor selection
				00	1 μH
				01	0.47 μH
				10	1.5 µH
		4 to 0	VB3V[4:0]		VBUCK3 output voltage
				0 0000	1.0 V
				0 0001	1.1 V
				0 0010	1.2 V
				0 0011	1.25 V
				0 0100	1.3 V
				0 0101	1.35 V
				0 0110	1.5 V
				0 0111	1.6 V
				0 1000	1.8 V
				0 1110	2.3 V
				1 0000	2.5 V
				1 0001	2.8 V
				1 0101	3.3 V
1F	OTP_CFG_BUCK3_2	4 to 2	VB1GMCOMP[2:0]		BUCK1 compensation network
				001	16.25 GM
				010	32.5 GM
				011	48.75 GM
				100	65 GM
				101	81.25 GM
				110	97.5 GM
		1 to 0	VB3SWILIM[1:0]		BUCK3 current limitation
				01	2.6 A
				11	4.5 A

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
20	OTP_CFG_LDO	7	LDO2ILIM		VLDO2 current limitation
				0	400 mA
				1	150 mA
		6 to 4	LDO2V[2:0]		VLDO2 output voltage
				000	1.1 V
				001	1.2 V
				010	1.6 V
				011	1.8 V
				100	2.5 V
				101	2.8 V
				110	3.3 V
				111	5.0 V
		3	LDO1ILIM		VLDO1 current limitation
				0	400 mA
				1	150 mA
		2 to 0	LDO1V[2:0]		VLDO1 output voltage
				000	1.1 V
				001	1.2 V
				010	1.6 V
				011	1.8 V
				100	2.5 V
				101	2.8 V
				110	3.3 V
				111	5.0 V
21	OTP_CFG_SEQ_1	2 to 0	VB1S[2:0]		BUCK1 sequencing slot
				000	Regulator start and stop in Slot 0
				001	Regulator start and stop in Slot 1
				010	Regulator start and stop in Slot 2
				011	Regulator start and stop in Slot 3
				100	Regulator start and stop in Slot 4
				101	Regulator start and stop in Slot 5
				110	Regulator start and stop in Slot 6
				111	Regulator does not start (enabled by SPI)

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
22	OTP_CFG_SEQ_2	5 to 3	LDO2S[2:0]		LDO2 sequencing slot
				000	Regulator start and stop in Slot 0
				001	Regulator start and stop in Slot 1
				010	Regulator start and Stop in Slot 2
				011	Regulator start and stop in Slot 3
				100	Regulator start and stop in Slot 4
				101	Regulator start and stop in Slot 5
				110	Regulator start and stop in Slot 6
				111	Regulator does not start (enabled by SPI)
		2 to 0	LDO1S[2:0]		LDO1 sequencing slot
				000	Regulator start and stop in Slot 0
				001	Regulator start and stop in Slot 1
				010	Regulator start and stop in Slot 2
				011	Regulator start and stop in Slot 3
				100	Regulator start and stop in Slot 4
				101	Regulator start and stop in Slot 5
				110	Regulator start and stop in Slot 6
				111	Regulator does not start (enabled by SPI)
23	OTP_CFG_SEQ_3	7 to 6	DVS_BUCK1[1:0]		BUCK1 soft start/stop configurability
				00	7.81 mV/µs
				01	3.13 mV/µs
				10	2.6 mV/µs
				11	2.23 mV/µs
		5 to 4	DVS_BUCK3[1:0]		BUCK3 soft start/stop configurability
				00	10.41 mV/µs
				01	3.47 mV/μs
				10	2.6 mV/µs
				11	2.08 mV/μs
		3	Tslot		Power up/down slot duration
				0	250 μs
				1	1 ms
		2 to 0	VB3S[2:0]		BUCK3 sequencing slot
				000	Regulator start and stop in Slot 0
				001	Regulator start and stop in Slot 1
				010	Regulator start and Stop in Slot 2
				011	Regulator start and stop in Slot 3
				100	Regulator start and stop in Slot 4
				101	Regulator start and stop in Slot 5
				110	Regulator start and stop in Slot 6
				111	Regulator does not start (enabled by SPI)

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
24	OTP_CFG_CLOCK_1	5 to 3	VPRE_ph[2:0]		VPRE phase (delay) selection
				000	no delay
				001	delay 1
				010	delay 2
				011	delay 3
				100	delay 4
				101	delay 5
				110	delay 6
				111	delay 7
25	OTP_CFG_CLOCK_2	5 to 3	BUCK1_ph[2:0]		VBUCK1 phase (delay) selection
				000	no delay
				001	delay 1
				010	delay 2
				011	delay 3
				100	delay 4
				101	delay 5
				110	delay 6
				111	delay 7
		2 to 0	VBST_ph[2:0]		VBOOST phase (delay) selection
				000	no delay
				001	delay 1
				010	delay 2
				011	delay 3
				100	delay 4
				101	delay 5
				110	delay 6
				111	delay 7
26	OTP_CFG_CLOCK_3	5 to 3	BUCK3_ph[2:0]		VBUCK3 phase (delay) selection
				000	no delay
				001	delay 1
				010	delay 2
				011	delay 3
				100	delay 4
				101	delay 5
				110	delay 6
				111	delay 7

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
27	OTP_CFG_CLOCK_4	7	BUCK3_clk_sel		BUCK3 clock selection
				0	CLK_DIV1 = 2.22 MHz
		5	BUCK1_clk_sel		BUCK1 clock selection
				0	CLK_DIV1 = 2.22 MHz
		4	VBST_clk_sel		VBOOST clock selection
				0	CLK_DIV1 = 2.22 MHz
		3	VPRE_clk_sel		VPRE clock selection
				0	CLK_DIV1 = 2.22 MHz
				1	CLK_DIV2 = 455 kHz
		2	PLL_sel		PLL enable
				0	Disabled
				1	Enabled
28	OTP_CFG_SM_1	5 to 0	conf_TSD[5]		BOOST behavior in case of TSD
				0	BOOST shutdown
				1	BOOST shutdown + DFS
			conf_TSD[4]		BUCK1 behavior in case of TSD
			,	0	BUCK1 shutdown
				1	BUCK1 shutdown + DFS
			conf_TSD[2]		BUCK3 behavior in case of TSD
				0	BUCK3 shutdown
				1	BUCK3 Shutdown + DFS
			conf_TSD[1]	.	LDO1 behavior in case of TSD
			5511_155[1]	0	LDO1 shutdown
				1	LDO1 shutdown + DFS
			conf_TSD[0]	<u>'</u>	LDO2 behavior in case of TSD
				0	LDO2 shutdown
				1	LDO2 shutdown + DFS
29	OTP_CFG_SM_2	4	VPRE_off_dly	'	Delay to turn OFF VPRE at device power down
23	011 _01 0_011_2	Ī	VI IXE_OII_diy	0	250 µs
				1	32 ms
		3	Autorotry infinito	1	Deep fail-safe infinite autoretry enable
		3	Autoretry_infinite	0	
					Disabled
			A	1	Enabled
		2	Autoretry_en		Deep fail-safe autoretry enable
				0	Disabled
		4	DOVANO OFFO	1	Enabled
		1	PSYNC_CFG		Power up synchronization
				0	2x FS84 QFN48EP
			DOMES EN	1	1x FS84 QFN48EP and 1x ext. PMIC
		0	PSYNC_EN		Synchronization with two devices
				0	Disabled
				1	Enabled
2A	OTP_CFG_VSUP_UV	0	VSUP_CFG		VSUP undervoltage threshold configuration
				0	4.9 V for Vpre < 4.5 V
				1	6.2 V for Vpre > 4.5 V

Table 78. Main OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
2C	OTP_CFG_OV	2 to 0	VDDIO_REG_ASSIGN[2:0]		Regulator assigned to VDDIO
				000	External regulator
				001	VPRE
				010	LDO1
				011	LDO2
				100	BUCK3
				101	External regulator
				110	External regulator
				111	External regulator
2D	OTP_CFG_DEVID	7 to 0	DeviceID[7:0]		Device ID

18.3 Fail-safe OTP Overview

Table 79. Fail-safe OTP_REGISTERS

Name	Address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
OTP_CFG_UVOV_1	0A				VCORE	V[7:0]				
OTP_CFG_UVOV_2	0B		VDDIOC	VTH[3:0]			VCOREC	OVTH[3:0]		
OTP_CFG_UVOV_3	0C	0	0	VDDIO_V		VCO	RE_SVS_CLAM	P[4:0]		
OTP_CFG_UVOV_4	0D		VMON20	DVTH[3:0]	'		VMON10	OVTH[3:0]		
OTP_CFG_UVOV_5	0E		VMON40	DVTH[3:0]			VMON30	OVTH[3:0]		
OTP_CFG_UVOV_6	0F		VDDIOU	IVTH[3:0]			VCOREL	JVTH[3:0]		
OTP_CFG_UVOV_7	10		VMON2L	JVTH[3:0]			VMON1UVTH[3:0]			
OTP_CFG_UVOV_8	11		VMON4L	JVTH[3:0]			VMON3L	JVTH[3:0]		
OTP_CFG_PGOOD	12	0	PGOOD_ RSTB	PGOOD_ VMON4	PGOOD_ VMON3	PGOOD_ VMON2	PGOOD_ VMON1	PGOOD_ VDDIO	PGOOD_ VCORE	
OTP_CFG_ABIST1	13	0	0	ABIST1_ VMON4	ABIST1_ VMON3	ABIST1_ VMON2	ABIST1_ VMON1	ABIST1_ VDDIO	ABIST1_ VCORE	
OTP_CFG_ASIL	14	WD_DIS	0	0	FCCU_EN	VMON4_EN	VMON3_EN	VMON2_EN	VMON1_EN	
OTP_CFG_FLT	15	0	0	0	FLT_ RECOVERY _EN	0	0	0	0	
OTP_CFG_DGLT_DUR_1	16	0	0 0 VCORE_UV_DGLT[1:0]				VDDIO_UV	_DGLT[1:0]	VDDIO_ OV_DGLT	
OTP_CFG_DGLT_DUR_2	17	0	0 0 0 0				VMONx_U\	/_DGLT[1:0]	VMONx_ OV_DGLT	

18.4 Fail-safe OTP bit description

Table 80. Fail-safe OTP bit description

Address	Register	Bit	Symbol	Value	Description
0A	OTP_CFG_UVOV_1	7 to 0	VCORE_V[7:0]		VCORE (VBUCK1) monitoring voltage
				0100 0000	0.8 V
				0100 0100	0.825 V
				0100 1000	0.85 V
				0101 0000	0.9 V
				0101 1000	0.95 V
				0110 0000	1 V
				0110 0100	1.025 V
				0110 0101	1.03125 V
			011	0110 1100	1.075 V
				0110 1110	1.0875 V
				0110 1111	1.09375 V
				0110 0000	1.1 V
				0111 0000	1.11875 V
				0111 0110	1.1375 V
				1000 0000	1.2 V
				1000 1000	1.25 V
				1001 0000	1.3 V
				1001 1000	1.35 V
				1010 0000	1.4 V
				1011 0000	1.5 V
				1011 0001	1.8 V

Table 80. Fail-safe OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
0B	OTP_CFG_UVOV_2	7 to 4	VDDIOOVTH[3:0]		VDDIO overvoltage threshold configuration
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	110.5%
				1101	111%
				1110	111.5%
				1111	112%
		3 to 0	VCOREOVTH[3:0]		VCOREMON overvoltage threshold configuration
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	110.5%
				1101	111%
				1110	111.5%
				1111	112%
0C	OTP_CFG_UVOV_3	5	VDDIO_V		VDDIO voltage selection
				0	3.3 V
				1	5 V
0C	OTP_CFG_UVOV_3	4 to 0	VCORE_SVS_CLAMP[4:0]		SVS max value allowed (mask)
				00000	2 steps available (-12.5mV)
				00001	4 steps available (-25mV)
				00011	8 steps available (-50mV)
				00100	16 steps available (-100mV)

Table 80. Fail-safe OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
0D	OTP_CFG_UVOV_4	_CFG_UVOV_4 7 to 4	VMON2OVTH[3:0]		VMON2 overvoltage threshold configuration
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	110.5%
			1101	111%	
		3 to 0		1110	111.5%
				1111	112%
			VMON1OVTH[3:0]		VMON1 overvoltage threshold configuration
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	110.5%
				1101	111%
				1110	111.5%
				1111	112%

Table 80. Fail-safe OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
0E	OTP_CFG_UVOV_5	7 to 4	VMON4OVTH[3:0]		VMON4 overvoltage threshold configuration
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
			3 to 0 VMON3OVTH[3:0]	1100	110.5%
				1101	111%
				1110	111.5%
				1111	112%
		3 to 0			VMON3 overvoltage threshold configuration
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	110.5%
				1101	111%
				1110	111.5%
				1111	112%

Table 80. Fail-safe OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
0F	OTP_CFG_UVOV_6	P_CFG_UVOV_6 7 to 4	VDDIOUVTH[3:0]		VDDIO undervoltage threshold configuration
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	89.5%
				1101	89%
		3 to 0		1110	88.5%
				1111	88%
			0 VCOREUVTH[3:0]		VCOREMON undervoltage threshold configuration
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
			1	1010	90.5%
				1011	90%
				1100	89.5%
				1101	89%
				1110	88.5%
				1111	88%

Table 80. Fail-safe OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
10	OTP_CFG_UVOV_7	7 to 4	VMON2UVTH[3:0]		VMON2 undervoltage threshold configuration
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	89.5%
			11	1101	89%
				1110	88.5%
				1111	88%
		3 to 0	VMON1UVTH[3:0]		VMON1 undervoltage threshold configuration
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	89.5%
				1101	89%
				1110	88.5%
				1111	88%

Table 80. Fail-safe OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
11	OTP_CFG_UVOV_8	7 to 4	7 to 4 VMON4UVTH[3:0]		VMON4 undervoltage threshold configuration
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	89.5%
				1101	89%
				1110	88.5%
				1111	88%
		3 to 0	VMON3UVTH[3:0]		VMON3 undervoltage threshold configuration
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	89.5%
				1101	89%
				1110	88.5%
				1111	88%

Table 80. Fail-safe OTP bit description...continued

Address	Register	Bit	Symbol	Value	Description
12	OTP_CFG_PGOOD	6	PGOOD_RSTB		RSTB assignment to PGOOD
				0	Not assigned
				1	Assigned
		5	PGOOD_VMON4		VMON4 assignment to PGOOD
				0	Not assigned
				1	Assigned
		4	PGOOD_VMON3		VMON3 assignment to PGOOD
				0	Not assigned
				1	Assigned
		3	PGOOD_VMON2		VMON2 assignment to PGOOD
				0	Not assigned
				1	Assigned
		2	PGOOD_VMON1		VMON1 assignment to PGOOD
				0	Not assigned
				1	Assigned
		1	PGOOD_VDDIO		VDDIO assignment to PGOOD
				0	Not assigned
				1	Assigned
		0	PGOOD_VCORE		VCORE (BUCK1) assignment to PGOOD
				0	Not assigned
				1	Assigned
13	OTP_CFG_ABIST1	5	ABIST_VMON4		VMON4 assignment to ABIST1
				0	Not assigned
				1	Assigned
		4	ABIST_VMON3		VMON3 assignment to ABIST1
				0	Not assigned
				1	Assigned
		3	ABIST_VMON2		VMON2 assignment to ABIST1
				0	Not assigned
				1	Assigned
		2	ABIST_VMON1		VMON1 assignment to ABIST1
				0	Not assigned
				1	Assigned
		1	ABIST_VDDIO		VDDIO assignment to ABIST1
				0	Not assigned
				1	Assigned
		0	ABIST_VCORE		VCORE assignment to ABIST1
				0	Not assigned
				1	Assigned

Table 80. Fail-safe OTP bit description...continued

	Pagister			Value	Description
Address	Register	Bit	Symbol	Value	Description
14	OTP_CFG_ASIL	7	WD_DIS		Watchdog monitoring enable
				0	Enabled
				1	Disabled
		4	FCCU_EN		FCCU monitoring enable
				0	Disabled
				1	Enabled
		3	VMON4_EN		VMON4 monitoring enable
				0	Disabled
				1	Enabled
		2	VMON3_EN		VMON3 monitoring enable
				0	Disabled
				1	Enabled
		1	VMON2_EN		VMON2 monitoring enable
				0	Disabled
				1	Enabled
		0	VMON1_EN		VMON1 monitoring enable
			_	0	Disabled
				1	Enabled
OTP_CFG_FLT	4	FLT_RECOVERY_EN		Fault recovery strategy enable	
				0	Disabled
			1	Enabled	
16	OTP_CFG_DGLT_DUR_1	DUR 1 5 to 4	o 4 VCORE_UV_DGLT[1:0]	<u> </u>	VCORE undervoltage filtering time
	O		VOONE_OV_DOEN[o]	00	5 μs
				01	15 µs
				10	25 µs
				11	40 µs
		3	VCORE OV DOLT	- 11	VCORE overvoltage filtering time
		3	VCORE_OV_DGLT	0	
					25 µs
		01.4	VDDIO LIV DOLTIA OL	1	45 µs
		2 to 1	VDDIO_UV_DGLT[1:0]	00	VDDIO undervoltage filtering time
				00	5 µs
				01	15 µs
				10	25 μs
				11	40 µs
		0	VDDIO_OV_DGLT		VDDIO overvoltage filtering time
				0	25 μs
				1	45 µs
17	OTP_CFG_DGLT_DUR_2	2 to 1	VMONx_UV_DGLT[1:0]		VMONx undervoltage filtering time
				00	5 μs
				01	15 µs
				10	25 µs
				11	40 µs
		0	VMONx_OV_DGLT		VMONx overvoltage filtering time
			,	0	25 µs
				1	45 µs

19 Best of supply

19.1 Functional description

The VBOS regulator manages the best of supply from VSUP, VPRE and VBOOST to efficiently generate 5.0 V output in order to supply the internal biasing of the device. VBOS also supplies the VPRE high-side and low-side gate drivers and the VBOOST low-side gate driver.

VBOS undervoltage may not guarantee the full functionality of the device. Consequently, VBOS_UVL detection powers down the device.

The V_{SUP_UV7} undervoltage threshold is used to enable the path from VSUP to VBOS when VSUP < V_{SUP_UV7} . This provides a low drop path from VSUP, while VPRE is going low and allows the device to power up when VPRE is not started. When VSUP > V_{SUP_UV7} , VBOS is forced to use either VPRE or VBOOST to optimize the efficiency.

19.2 Electrical characteristics

Table 81. Best of supply electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Best of supply					
V _{BOS}	Best of supply output voltage	3.3	5.0	5.25	V
V _{BOS_UVH}	VBOS undervoltage threshold high (VBOS rising)	4.1		4.5	V
V _{BOS_UVL}	VBOS undervoltage threshold low (VBOS falling)	3.2	_	3.4	V
T _{BOS_UV}	V _{BOS_UVH} and V _{BOS_UVL} filtering time	6.0	10	15	μs
V _{BOS_POR}	VBOS power on reset threshold	_	_	2.5	V
T _{BOS_POR}	V _{BOS_POR} filtering time	0.5	_	1.5	μs
I _{BOS}	Best of supply current capability			60	mA
C _{OUT_BOS}	Effective output capacitor	4.7		10	μF
	Output decoupling capacitor		0.1	_	μF

20 High-voltage buck: VPRE

20.1 Functional description

The VPRE block is a high voltage, synchronous, peak current mode buck controller. VPRE works with external logical-level NMOS in force PWM mode at 455 kHz and in Automatic Pulse Skipping (APS) mode at 2.22 MHz. The APS mode helps to maintain the correct output voltage at high input voltages by skipping some turn on cycles of the HS FET below the minimum duty cycle. VPRE input voltage is limited to $V_{SUP} = L_{PI_DCR} \times I_{PRE} + V_{PRE} UVL / D_{MAX}$ with $D_{MAX} = 1 - (F_{PRE} SW \times T_{PRE} OFF_MIN)$.

A bootstrap capacitor is required to supply the gate drive circuit of the high-side NMOS. The output voltage is configurable by OTP from 3.3 V to 5.0 V, and the switching frequency is configurable by OTP at 455 kHz or 2.22 MHz. The stability is ensured by an external Type 2 compensation network with slope compensation.

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.


Output current is sensed via an external shunt in series with the inductor. The maximum current capability is defined by the external components (NMOS gate charge, inductor, shunt resistor), the gate driver current capability and the switching frequency. Overcurrent detection is implemented to protect the external MOSFETs. If an overcurrent is detected after the HS minimum TON time, the HS is turned off and is turned on again at the next rising edge of the switching clock. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition on VPRE and/or one of the cascaded regulators.

The maximum input voltage is 40 V and the device allows operation in 12 V applications without external protection in order to sustain the ISO 16750-2:2012 load dump pulse 5b. VPRE must be the input supply of the BOOST and BUCK1. VPRE can be the input supply of BUCK3 and LDO1. VPRE can be the supply of local loads remaining inside the ECU.

By default, the VPRE switching frequency is derived from the internal oscillator, and can be synchronized with an external frequency signal applied at the FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by SPI.

V_{PRE_UVH}, V_{PRE_UVL} and V_{PRE_FB_OV} thresholds are monitored from the PRE_FB pin and manage some transitions of the main state machine described in <u>Section 14.1 "Simplified functional state diagram—ASILB version (WD enabled in OTP)"</u>. This type of monitoring is not safety related.

20.2 Application schematic



A PI filter, with F_{RES} = 1 / [$2\pi \, x \, \sqrt{(\text{LCpi1})}$] and calculated for Fres < F_{PRE_SW} / 10, is required to filter the VPRE switching frequency on the battery line. The VSUP pin must be connected before the PI filter for a clean biasing of the device. The Cpi1 capacitor must be implemented close to VSUP pin. The Cpi2 capacitor must be implemented close

FS84QFN48EF


All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

to Q1. The bootstrap capacitor value should be sized to be >10 times the gate source capacitor of Q1. The gate-to-source resistor on Q1 and Q2 is recommended to guarantee a passive switching off of the transistors if a pin disconnection occurs.

20.3 Compensation network and stability

The external compensation network, made with R_{COMP} , C_{COMP} and C_{HF} must be calculated for the best compromise between stability and transient response, based on the below conceptual plot of a Type 2 compensation network transfer function.



Calculation guideline:

- System bandwidth for VPRE = 455 kHz: $F_{bw} = F_{PRE~SW} / 10$
- System bandwidth for VPRE = 2.22 MHz: $F_{bw} = F_{PRE SW} / 15$
- Compensation zero: Fz = F_{bw} / 10
- Compensation pole for VPRE = 455 kHz: $Fp = F_{PRE SW} / 2$
- Compensation pole for VPRE = 2.22MHz: Fp = F_{PRE SW} / 4
- $F_{GBW} = 1 / (2\pi x R_{SHUNT} x V_{PRE LIM GAIN} x C_{OUT PRE})$
- Error amplifier gain: EA_gain = (V_{REF} / V_{PRE}) x gmEA_{PRE} x R_{COMP} = 10 ^ LOG (F_{BW} / F_{GBW})
- V_{REF} = 1.0 V, R_{COMP} = V_{PRE} x (EA_gain / gmEA_{PRE})
- $C_{COMP} = 1 / (2\pi x Fz x R_{COMP})$
- $C_{HF} = 1 / (2\pi x Fp x R_{COMP})$
- Slope compensation: Se > (V_{PRE} / L_{VPRE}) x R_{SHUNT} x V_{PRE LIM GAIN}

The compensation network can be automatically calculated with the sheet FS84_VPRE_VBOOST_Components in the FS84_OTP_Config.xlsm file which uses the same formulas. A Simplis simulation is recommended to verify the Phase and Gain Margin with normalized components.

Use case calculation with V_{PRE} = 4.1 V, L_{VPRE} = 6.8 μ H, F_{PRE_SW} = 455 kHz, C_{OUT_PRE} = 66 μ F, R_{SHUNT} = 10.0 $m\Omega$:

- System bandwidth: F_{bw} = 45 kHz
- Compensation zero: Fz = 4.5 kHz
- Compensation pole: Fp = 227.5 kHz
- F_{GBW} = 53 kHz
- Error amplifier gain: EA gain = 10 ^ LOG (F_{BW} / F_{GBW}) = 0.86
- $R_{COMP} = 2.34 \text{ k}\Omega = 2.2 \text{ k}\Omega$

FS84QFN48EP


All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved


- C_{COMP} = 15.9 nF = 16 nF
- C_{HF} = 318 pF = 330 pF
- Slope compensation: Se > 30 mV/μs

Use case stability verification:

• Phase margin target PM > 45° and gain margin target GM > 6dB.



Use case transient response verification:



20.4 High-voltage buck: Vpre

0 0 1

Table 82. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

references to greature.							
Symbol	Parameter	Min	Тур	Max	Unit		
VPRE		'					
V _{PRE}	Output voltage (OTP_VPREV[5:0] bits)	3.2	3.3	3.4	V		
		3.68	3.8	3.92	V		
		3.98	4.1	4.22	V		
		4.85	5.0	5.15	V		
V _{PRE_SOFT_START}	Output voltage from 10% to 90%	250	450	650	μs		
	Digital DAC soft start completion	_	_	1.35	ms		
V _{PRE_STARTUP}	Overshoot at startup	_	_	3	%		

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 82. Electrical characteristics...continued

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
V _{PRE_FB_OV}	Over voltage threshold protection	5.5	6.0	6.5	V
T _{PRE_FB_OV}	V _{PRE_FB_OV} filtering time	1	2	3	μs
V _{PRE_UVH}	Under voltage threshold high	2.9	_	3.1	V
V _{PRE_UVL}	Under voltage threshold low	2.5	_	2.7	V
T _{PRE_UV}	V _{PRE_UVH} and V _{PRE_UVL} filtering time	6.0	10	15	μs
F _{PRE_SW}	Switching frequency range (OTP_VPRE_clk_sel bit)	430	455	480	kHz
		2.1	2.22	2.35	MHz
	Typical inductor value for F _{PRE_SW} = 455 kHz	4.7	6.8	10	μΗ
L _{VPRE}	Typical inductor value for F _{PRE_SW} = 2.22 MHz	1.5	2.2	4.7	μΗ
V _{PRE_LINE_REG_455k}	Transient line regulation at 455 kHz VSUP = 6.0 V to 18 V and VSUP = 12 V to 36 V (Cin = 47 uF + PI filter, L _{VPRE} = 6.8 μ H, C _{OUT_PRE} = 66 μ F, dv/dt = 100 mV/ μ s)	-3	_	3	%
V _{PRE_LINE_REG_2.2M}	Transient line regulation at 2.22 MHz VSUP = 6.0 V to 18 V (Cin = 47 uF + PI filter, L_{VPRE} = 2.2 μ H, C_{OUT_PRE} = 44 μ F, dv/dt = 100 mV/ μ s)	-3	_	3	%
VPRE_LOAD_REG_455k	Transient load regulation at 455 kHz VSUP = 6.0 V to 36 V (L_{VPRE} = 6.8 μ H, C_{OUT_PRE} = 66 μ F, from 1.0 A to 3.0 A, di/dt = 300 mA/ μ s)	-3	_	3	%
VPRE_LOAD_REG_2.2M	Transient load regulation at 2.22MHz VSUP = 6.0 V to 18 V (L _{VPRE} = 2.2 μ H, C _{OUT_PRE} = 44 μ F, from 1.0 A to 3.0 A, di/dt = 300 mA/ μ s)	-3	_	3	%
VPRE_RIPPLE_455k	Ripple at 455 kHz VSUP = 12 V and VSUP = 24 V (L _{VPRE} = 6.8μ H, C _{OUT_PRE} = 6.6μ F, V _{PRE} = $3.3 V$ and $5.0 V$, I _{PRE} = $4A$)	-1	_	1	%
VPRE_RIPPLE_2.2M	Ripple at 2.22 MHz VSUP = 12 V (L _{VPRE} = 2.2 μ H, C _{OUT_PRE} = 44 μ F, V _{PRE} = 3.3 V and 5.0 V, I _{PRE} = 2A)	-0.5	_	0.5	%
T _{PRE_ON_MIN}	HS minimum ON time	15	25	35	ns
T _{PRE_OFF_MIN}	HS minimum OFF time	20	40	60	ns
R _{SHUNT}	Current sense resistor (±1%)	10	_	20	mΩ
V _{PRE_LIM_GAIN}	Current sense amplifier gain	4.5	5	5.5	

Table 82. Electrical characteristics...continued

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
V _{PRE_LIM_TH}	Current sense amplifier peak detection threshold	37.5	50	62.5	mV
	(OTP_VPREILIM[1:0] bits)	64	80	96	mV
	Note: 150mV setting is not available for 2.22 MHz. 120mV and 150mV settings are only available for FS8406 and FS8416	96	120	144	mV
		120	150	180	mV
I _{LIM_PRE}	I _{LIM_PRE} = V _{PRE_LIM_TH} / R _{SHUNT} Inductor peak current limitation range (R _{SHUNT} = 10 mΩ, V _{PRE_LIM_TH1} = 50 mV)	3.75	5	6.25	A
	Inductor peak current limitation range (R_{SHUNT} = 10 m Ω , $V_{PRE_LIM_TH1}$ = 150 mV) To be recalculated for different R_{SHUNT} and different $V_{PRE_LIM_TH}$	12	15	18	A
V _{PRE_DRV}	HS and LS gate driver output voltage	_	VBOS	_	V
I _{PRE_GATE_DRV}	HS and LS gate driver pullup and pulldown current capability	60	130	220	mA
	(OTP_VPRESRHS[1:0] bits by default + VPRESRHS[1:0] and VPRESRLS[1:0] bits by SPI)	120	260	430	mA
		220	520	860	mA
		420	900	1490	mA
	Effective output capacitor for F _{PRE_SW} = 455 kHz	40	66	220	μF
C _{OUT_PRE}	Effective output capacitor for F _{PRE_SW} = 2.22 MHz	20	44	110	μF
	Output decoupling capacitor	_	0.1	_	μF
0	Effective input capacitor (Cpi2)	20	_	_	μF
C _{IN_PRE}	Input decoupling capacitor	_	0.1	_	μF
I _{PRE_DRV}	Combined HS + LS gate driver average current capability $I_{PRE_DRV} < F_{PRE_SW} \times (QC_{HS} + QC_{LS})$ with $QC_{HS} =$ gate charge of Q2 at VBOS with $QC_{LS} =$ gate charge of Q1 at VBOS	_	_	30	mA
gmEA _{PRE}	Error amplifier transconductance	1.0	1.5	2.1	mS
V _{PRE_SLOPE}	Slope compensation (OTP_VPRESC[5:0] bits)	29	40	51	mV/µs
		36	50	64	mV/µs
		43	60	77	mV/µs
		51	70	89	mV/us
		58	80	102	mV/µs
		65	90	115	mV/µs
		73	100	127	mV/µs
		102	140	178	mV/µs
		124	170	216	mV/µs
		146	200	254	mV/µs
		175	240	305	mV/µs

Table 82. Electrical characteristics...continued

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
T _{PRE_UV_DFS}	V _{PRE_UVL} filtering time to go to DEEP-FS during VPRE startup	1.8	2	2.2	ms
T _{PRE_DT}	Dead time to avoid cross conduction (this timing does not take into account the external FET turn ON/OFF times)	20	30	40	ns
VPRE OFF DLY	Wait time between VBOOST OFF and VPRE OFF (OTP_ VPRE_off_dly bit)	_	250	_	μs
VINE_OIT_DET		_	32	_	ms
R _{PRE_DIS}	Discharge resistor (when VPRE is disabled)	250	500	1000	Ω
I _{PRE_SW_LKG}	PRE_SW leakage	_	-	10	μΑ
R _{DRV_OFF}	HS and LS gate driver pulldown resistor when VPRE is disabled	5	_	35	kΩ
R _{BOOT_OFF}	PRE_BOOT pulldown resistor when VPRE is disabled	1.2	_	2.6	kΩ
I _{BOOT_LKG}	PRE_BOOT leakage	_	_	10	μΑ

20.5 VPRE external MOSFETs

MOSFETs selection:

- Logical level NMOS, gate drive comes from VBOS (5.0 V)
- VDS > 60 V for 24 V truck, bus applications
- VDS > 40 V for 12 V automotive applications
- Qg < 15 nC at Vgs = 5.0 V is recommended for 455 kHz
- Qg < 7 nC at Vgs = 5.0 V is recommended for 2.22MHz
- Recommended references

Applications	Fpre	Ipre < 2.0 A	Ipre < 4.0 A	Ipre < 6.0 A	Ipre < 10 A
12 V	455 kHz	BUK9K25-40E, BUK9K18-40E	BUK9K25-40E, BUK9K18-40E	BUK9K18-40E	BUK9K18-40E, NVTFS5 C471NLWFTAG, HS = BUK9M9R5-40H, LS = BUK9M3R3-40H
	2.22 MHz	BUK9K25-40E, BUK9Y29-40E	BUK9K25-40E, BUK9Y29-40E	BUK9K25-40E, BUK9Y29-40E	N/A
24 V	455 kHz	BUK9K35-60E, BUK9K52-60E	BUK9K35-60E, BUK9K52-60E	BUK9K35-60E	BUK9K12-60E

Other MOSFETs can be used provided their performance is similar to that of the recommended parts. The maximum current at 2.22 MHz is limited to 6 A, for which the efficiency is equivalent to 10 A at 455 kHz. Above that, the power dissipation in the external MOSFETs becomes important and the junction temperature may rise above 175 °C.

The VPRE switching slew rate can be configured by SPI to align with the external MOSFET selection and with the VPRE switching frequency and to optimize power dissipation and EMC performance. The maximum slew rate can be configured by OTP and reduced by SPI later, if needed. FS84 QFN48EP uses the current source to drive the


FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.


external MOSFET, so adding an external serial resistor with the gate will not affect the slew rate. To adjust the slew rate, use SPI to change the current source selection.

VPRE MOSFET switching time can be estimated to T_{SW} = $(Q_{GD} + Q_{GS} / 2) / I_{PRE_GATE_DRV}$ using the gate charge definition from <u>Figure 16</u>. Q_{GD} and Q_{GS} can be extracted from the MOSFET data sheet.



20.6 VPRE efficiency

VPRE efficiency versus current load is given for information based on the external component criteria provided and a VSUP voltage of 14 V. If the conditions change, VPRE efficiency versus current load must be recalculated with the FS84_PDTCAL tool. The real efficiency must be verified by measurement at the application level.



20.7 VPRE not populated

When two FS84 QFN48EP are used, only one VPRE may be required. It is possible to not populate the external components of the second VPRE in order to reduce the number of items in the bill of materials.

In that case, the following VPRE2 pin connections are required:

- PRE FB2 must be connected to PRE FB1
- PRE_CSP2 must be connected to PRE_FB1
- PRE_COMP2 must be left open
- PRE SW2 must be connected to GND
- PRE BOOT2 must be connected to VBOS2
- PRE GHS2 and PRE GLS2 must be left open

After the startup phase, VPRE2 must be disabled by SPI with VPDIS bit.

21 Low voltage boost: VBOOST

21.1 Functional description

The VBOOST block is a low voltage, asynchronous, peak current mode boost converter. VBOOST works in PWM and uses an external diode and an internal low-side FET. VBOOST enters Skip mode to maintain the correct output voltage under light load conditions. The output voltage is configurable by OTP at 5.0 V or 5.74 V, the switching frequency is 2.22 MHz and the output current is limited to 1.5 A peak input current. The input of the boost is connected to the output of VPRE. This block is intended to supply

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

LDO1, LDO2, BUCK3 or an external regulator. Stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, the VBOOST switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied on the FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by SPI.

An overcurrent detection and a thermal shutdown are implemented to protect the internal MOSFET. If an overcurrent is detected after the LS minimum TON time, the LS is turned off and is turned on again at the next rising edge of the switching clock. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition on one of the cascaded regulators.


Since the current limitation is on the input current, <u>Table 83</u> summarizes the expected output current capability depending on VPRE and VBOOST voltage configurations and L = $4.7 \mu H$.

Table 83. Output current capability

VPRE	VBOOST	IBOOST_OUT				
3.3 V	5.0 V	800 mA				
3.5 V	5.74 V	700 mA				
4.1 V	5.0 V	1 A				
4.1 V	5.74 V	900 mA				
5.0 V	5.74 V	1.1 A				

Overvoltage protection is implemented on the BOOST_LS pin. When V_{BOOST_OV} is detected during two consecutive turn-on cycles, VBOOST is disabled. An SPI command is required to enable it again. This type of monitoring is not safety related.

21.2 Application schematic



Select a Schottky diode for D_{BOOST} to limit the impact on the SMPS efficiency.


21.3 Compensation network and stability

The internal compensation network, made with R_{COMP}, C_{COMP} and C_{HF}, is optimized for the best compromise between stability and transient response with R_{COMP} = 750 k Ω , C_{COMP} = 125 pF and C_{HF} = 2.0 pF.


Use case with V_{BOOST} = 5.74 V, L_{VBOOST} = 4.7 $\mu H,\,F_{BOOST_SW}$ = 2.22 MHz, C_{OUT_BOOST} = 22 μF

Use case stability verification:

• Phase margin target PM > 45° and gain margin target GM > 6 dB.



Use case transient response verification:



21.4 Electrical characteristics

Table 84. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
VBOOST					
.,	O L L II (OTD VDOTVIO OLLII)	5.57	5.74	5.91	V
V _{BOOST}	Output voltage (OTP_VBSTV[3:0] bits)	4.85	5.0	5.15	V
\ /	Output voltage from 10% to 90%	_	500	_	μs
V _{BOOST_} SOFT_START	Digital DAC soft start completion	_	_	825	μs
V _{BOOST_STARTUP}	Overshoot at startup	_	_	3	%
V _{BOOST_UVH}	Undervoltage threshold high	3.3	_	3.7	V
T _{BOOST_UVH}	V _{BOOST_UVH} filtering time	6	10	15	μs
V _{BOOST_OV}	Overvoltage protection threshold	7.4		7.9	V
F _{BOOST_SW}	Switching frequency range	2.1	2.22	2.35	MHz
L _{BOOST}	Typical inductor value	2.2	4.7	6.8	μH
C _{OUT_BOOST}	Effective output capacitor	22	_	66	μF
V _{BOOST_LOAD_REG}	Transient load regulation (C_{OUT_BOOST} = 22 μ F, from 10 mA to 400 mA, di/dt = 200 mA/ μ s)	_	_	750	mV
V _{BOOST_LOAD_REG}	Transient load regulation (C_{OUT_BOOST} = 22 μ F, from 1.0 mA to 20 mA, di/dt = 200 mA/ μ s)	_	_	500	mV
I _{LIM_BOOST}	Inductor peak current limitation range (OTP_VBSTILIM [1:0] bits)	1.5	2	2.75	Α
т	LS minimum ON time (OTP_VBSTTONTIME[1:0] bits)	40	60	90	ns
T _{BOOST_ON_MIN}		30	50	80	ns
R _{BOOST_RON}	LS NMOS RDSon	_	150	280	mΩ
т	Switching output slew rate (OTP_VBSTSR[1:0] bits by	_	500	1500	V/µs
T _{BOOST_SR}	default + VBSTSR[1:0] bits by SPI)	_	300	750	V/µs
gmEA _{BOOST}	Error amplifier transconductance	3.5	7	9	μS
		40	79	110	mV/μs
V _{BOOST_SLOPE}	Slope compensation (OTP_VBSTSC[3:0] bits)	70	125	190	mV/μs
		90	160	230	mV/μs
D	Companyation naturally register	500	750	1200	kΩ
R _{COMP}	Compensation network resistor	250	500	1000	kΩ
C _{COMP}	Compensation network capacitor	90	125	175	pF
TSD _{BOOST}	Thermal shutdown threshold	160	_	<u> </u>	°C
TSD _{BOOST_HYST}	Thermal shutdown threshold hysteresis	_	9	_	°C
T _{BOOST_TSD}	Thermal shutdown filtering time	3	5	8	μs

21.5 VBOOST not populated

It is possible to not use VBOOST when VPRE is configured at 4.1 V or 5.0 V. In this case, the external VBOOST components can be unpopulated to reduce the number of items in the bill of materials. The OTP_BOOSTEN bit must be programmed to 0 and the VBOOST pin must be connected to VPRE. The BOOST_LS pin must be left open.

VBOOST must be used when VPRE is configured at 3.3 V or 3.8 V to supply VBOS.

22 Low voltage buck: BUCK1

22.1 Functional description


The BUCK1 block is a low voltage, synchronous, valley-current mode buck converter with integrated HS PMOS and LS NMOS. BUCK1 works in force PWM and the output voltage is configurable by OTP from 0.8 V to 1.8 V, the switching frequency is 2.22 MHz and the output current is limited to 3.6 A peak. The input of this block must be connected to the output of VPRE. Stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, the BUCK1 switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied on the FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by SPI.

Overcurrent detection and thermal shutdown are implemented on BUCK1 to protect the internal MOSFET. Overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

The ramp up and ramp down of BUCK1 when they are enabled and disabled is configurable with the OTP_DVS_BUCK1[1:0] bits to accommodate multiple MCU soft-start requirements. A Static Voltage Scaling (SVS) feature is available to decrease the output voltage after power up during INIT_FS. Programmable phase shift control is also implemented, see Section 25 "Clock management".

22.2 Application schematic



FS84QFN48EP

22.3 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter. The error amplifier gain is configurable with the OTP_VB1GMCOMP[2:0] bits for the BUCK 1 regulator. Use the default value that covers most of the use cases.


Decreasing the gain reduces the regulation bandwidth and increases the phase and gain margins, but transient performance is degraded. Increasing the gain enlarges the regulation bandwidth and improves the transient performance, but the phase and gain margins are degraded.

OTP_VB1INDOPT[1:0] scales the slope compensation and the zero cross detection according to the inductor value. 1.0 µH is the recommended inductor value for BUCK1.


Use case with V_{PRE} = 3.3 V, V_{BUCK1} = 1.0 V, L_{VBUCK1} = 1.0 μ H, V_{BUCK1_SW} = 2.22 MHz, $C_{OUT\ BUCK1}$ = 44 μ F, default Err Amp gain

Use case stability verification:

• Phase margin target PM > 45° and gain margin target GM > 6 dB.



Use case transient response verification:



22.4 Electrical characteristics

Table 85. Electrical characteristics

 $T_A = -40$ °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

		· · · · · · · · · · · · · · · · · · ·						
Parameter	Min	Тур	Max	Unit				
Input voltage range	2.5	_	5.5	V				
Output voltage (OTP_VB1V[7:0] bits) 0.8 V, 0.825 V, 0.85V, 0.9 V, 0.95 V, 1.0 V, 1.025 V, 1.03125 V,1.075 V, 1.0875V, 1.09375V, 1.1 V, 1.11875 V, 1.1375 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.4 V, 1.5 V, 1.8 V	0.8	_	1.8	V				
DC output current capability	_	2.5	_	А				
Output voltage accuracy (I _{OUT} < 2.5 A)	-1.5	_	1.5	%				
Switching frequency range	2.1	2.22	2.35	MHz				
Typical inductor value (OTP_VB1INDOPT[1:0] bits)	0.47	1.0	1.5	μΗ				
	Input voltage range Output voltage (OTP_VB1V[7:0] bits) 0.8 V, 0.825 V, 0.85V, 0.9 V, 0.95 V, 1.0 V, 1.025 V, 1.03125 V,1.075 V, 1.0875V, 1.09375V, 1.1 V, 1.11875 V, 1.1375 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.4 V, 1.5 V, 1.8 V DC output current capability Output voltage accuracy (I _{OUT} < 2.5 A) Switching frequency range	Input voltage range Output voltage (OTP_VB1V[7:0] bits) 0.8 V, 0.825 V, 0.85V, 0.9 V, 0.95 V, 1.0 V, 1.025 V, 1.03125 V,1.075 V, 1.0875V, 1.09375V, 1.1 V, 1.11875 V, 1.1375 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.4 V, 1.5 V, 1.8 V DC output current capability Output voltage accuracy (I _{OUT} < 2.5 A) Switching frequency range 2.5	Input voltage range 2.5 — Output voltage (OTP_VB1V[7:0] bits) 0.8 V, 0.825 V, 0.85V, 0.9 V, 0.95 V, 1.0 V, 1.025 V, 1.03125 V,1.075 V, 1.0875V, 1.09375V, 1.1 V, 1.11875 V, 1.1375 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.4 V, 1.5 V, 1.8 V DC output current capability — 2.5 Output voltage accuracy (I _{OUT} < 2.5 A) —1.5 — Switching frequency range 2.1 2.22	Input voltage range 2.5 — 5.5 Output voltage (OTP_VB1V[7:0] bits) 0.8 V, 0.825 V, 0.85V, 0.9 V, 0.95 V, 1.0 V, 1.025 V, 1.03125 V,1.075 V, 1.0875V, 1.09375V, 1.1 V, 1.11875 V, 1.1375 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.4 V, 1.5 V, 1.8 V DC output current capability — 2.5 — Output voltage accuracy (I _{OUT} < 2.5 A) — 1.5 Switching frequency range 2.1 2.22 2.35				

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.


Table 85. Electrical characteristics...continued

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
C	Effective output capacitor	44	_	176	μF
C _{OUT_BUCK1}	Output decoupling capacitor	_	0.1	_	μF
0	Effective input capacitor (close to BUCK1_IN pin)	4.7	_	_	μF
C _{IN_BUCK1}	Input decoupling capacitor (close to BUCK1_IN pin)	_	0.1	_	μF
V _{BUCK1_TLR}	Transient load regulation for V_{BUCK1} < 1.2 V (Cout = 44 μ F, from 200 mA to 1.0 A, di/dt = 2.0 A/ μ s) (Cout = 44 μ F, from 400 mA to 2.0 A, di/dt = 4.0 A/ μ s)	-25	_	+25	mV
V _{BUCK1_TLR}	Transient load regulation for V_{BUCK1} >1.2V (Cout = 44 µF, from 200 mA to 1.0 A, di/dt = 2.0 A/µs) (Cout = 44 µF, from 400 mA to 2.0 A, di/dt = 4.0 A/µs)	-3	_	+3	%
1	Inductor peak current limitation range for one phase	2.0	2.6	3.1	А
ILIM_BUCK1	(OTP_VB1SWILIM[1:0] bits)	3.6	4.5	5.45	А
	Ramp up speed, OTP_DVS_BUCK1[1:0] = 00	5.86	7.81	9.77	mV/μs
V	Ramp up speed, OTP_DVS_BUCK1[1:0] = 01	2.34	3.13	3.91	mV/μs
V _{BUCK1_VS}	Ramp up speed, OTP_DVS_BUCK1[1:0] = 10	1.95	2.60	3.26	mV/μs
	Ramp up speed, OTP_DVS_BUCK1[1:0] = 11	1.67	2.23	2.79	mV/μs
	Ramp down speed, OTP_DVS_BUCK1[1:0] = 00	3.91	5.21	6.51	mV/μs
V	Ramp down speed, OTP_DVS_BUCK1[1:0] = 01	2.34	3.13	3.91	mV/μs
V _{BUCK1_DVS_DOWN}	Ramp down speed, OTP_DVS_BUCK1[1:0] = 10	1.95	2.6	3.26	mV/μs
	Ramp down speed, OTP_DVS_BUCK1[1:0] = 011	1.67	2.23	2.79	mV/μs
	V _{BUCK1_SOFT_START} = V _{BUCK1} / V _{BUCK1_DVS_UP} Soft start for V _{BUCK1} = 1.2 V and OTP_DVS_BUCK1[1:0] = 00	122.9	153.6	204.8	μs
VBUCK1_SOFT_START	Soft start for V _{BUCK1} = 1.2 V and OTP_DVS_BUCK1[1:0] = 11 To be recalculated for different V _{BUCK1} and different V _{BUCK1_DVS_UP}	430.1	537.6	716.8	μs
V _{BUCK1_STARTUP}	Overshoot at startup	_	_	50	mV
T _{BUCK1_OFF_MIN}	HS minimum OFF time	9	30	54	ns
T _{BUCK1_DT}	Dead time to avoid cross conduction	0.01	3	20	ns
R _{BUCK1_HS_RON}	HS PMOS RDSon	_	_	135	mΩ
R _{BUCK1_LS_RON}	LS NMOS RDSon		_	80	mΩ
R _{BUCK1_DISch}	Discharge resistance (when BUCK1 is disabled)	250	500	1000	Ω
TSD _{BUCK1}	Thermal shutdown threshold	160	_	_	°C
TSD _{BUCK1_HYST}	Thermal shutdown threshold hysteresis	_	9	_	°C
T _{BUCK1_TSD}	Thermal shutdown filtering time	3	5	8	μs

22.5 BUCK1 efficiency

BUCK1 efficiency versus current load is given for information based on the external component criteria provided and VPRE voltage 4.1 V. If the conditions change, BUCK1 efficiency versus current load must be recalculated with the FS84_PDTCAL tool. The real efficiency must be verified by measurement at the application level.



23 Low voltage buck: BUCK3

23.1 Functional description

The BUCK3 block is a low voltage, synchronous, peak current mode buck converter with integrated HS PMOS and LS NMOS. BUCK3 works in force PWM and the output voltage is configurable by OTP from 1.0 V to 3.3 V, the switching frequency is 2.22 MHz and the output current is limited to 3.6 A peak. The input of this block can be connected to the output of VPRE or VBOOST when VBOOST = 5.0 V only. Stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, the BUCK3 switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied on the FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by SPI.

Overcurrent detection and thermal shutdown are implemented on BUCK3 to protect the internal MOSFETs. Overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

BUCK3 is part number dependent according to the OTP_BUCK3EN bit. The BUCK3_INQ pin, used to bias the internal BUCK3 driver, must be connected to the same source as BUCK3_IN, either on VBOOST or on VPRE. See <u>Application schematic</u>. To accommodate multiple MCU soft-start requirements, the ramp up and ramp down of BUCK3 when it is enabled and disabled is configurable with OTP_DVS_BUCK3[1:0] bits.


Programmable phase shift control is also implemented, see <u>Section 25 "Clock management"</u>.

FS84QFN48EF

All information provided in this document is subject to legal disclaimers

© 2023 NXP B.V. All rights reserved

23.2 Application schematic




23.3 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter. OTP_VB3INDOPT[1:0] scales the slope compensation and the zero cross detection according to the inductor value. 1.0 μ H is the recommended inductor value for BUCK3.


Use case with V_{PRE} = 3.3 V, V_{BUCK3} = 2.3 V, L_{VBUCK3} = 1.0 μ H, F_{BUCK3_SW} = 2.22 MHz, C_{OUT_BUCK3} = 44 μ F

Use case stability verification:

• Phase margin target PM > 45° and gain margin target GM > 6 dB.



Use case transient response verification:



23.4 Electrical characteristics

Table 86. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

.					
Symbol	Parameter	Min	Тур	Max	Unit
BUCK3	·				
V _{BUCK3_IN}	Input voltage range	2.5	_	5.5	V
V _{BUCK3}	Output voltage (OTP_VB3V[4:0] bits) 1.0 V, 1.1 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.5 V, 1.6 V, 1.8 V, 2.3 V, 2.5 V, 2.8 V, 3.3 V	1.0	_	3.3	V
I _{BUCK3}	DC output current capability	_	2.5	_	Α
V _{BUCK3_ACC}	Output voltage accuracy (lout < 2.5 A)	-1.5	_	1.5	%
F _{BUCK3_SW}	Switching frequency range	2.1	2.22	2.35	MHz
L _{BUCK3}	Typical inductor value (OTP_VB3INDOPT[1:0] bits)	0.47	1.0	1.5	μH

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.


Table 86. Electrical characteristics...continued

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
^	Effective output capacitor	40	_	120	μF
Соит_вискз	Output decoupling capacitor	_	0.1	_	μF
0	Effective input capacitor (close to BUCK3_IN pin)	4.7	_	_	μF
C _{IN_BUCK3}	Input decoupling capacitor (close to BUCK3_IN pin)	_	0.1	_	μF
V _{BUCK3_TLR}	Transient load regulation (Cout = 4 μ F, from 200 mA to 1.0 A, di/dt = 2.0 A/ μ s)	-50	_	+50	mV
1	Inductor peak current limitation range (OTP_VB3SWILI	2.0	2.6	3.1	А
I _{LIM_BUCK3}	M[1:0] bits)	3.6	4.5	5.45	А
T _{BUCK3_ON_MIN}	HS minimum ON time	5	50	80	ns
	Ramp up and ramp down speed, OTP_DVS_BUCK3[1:0] = 00	7.81	10.42	13.02	mV/µs
V.	Ramp up and ramp down speed, OTP_DVS_BUCK3[1:0] = 01	2.6	3.47	4.34	mV/μs
V _{BUCK3_DVS_UP_DOWN}	Ramp up and ramp down speed, OTP_DVS_BUCK3[1:0] = 10	1.95	2.6	3.26	mV/µs
	Ramp up and ramp down speed, OTP_DVS_BUCK3[1:0] = 11	1.56	2.08	2.60	mV/µs
	VBUCK3_SOFT_START = VBUCK3 / VBUCK3_DVS_UP_DOWN Soft start for VBUCK3 = 1.1 V and OTP_DVS_BUCK3[1:0] = 00	84.8	105.6	140.8	μs
T _{BUCK3_SOFT_START}	Soft start for V _{BUCK3} = 1.1 V and OTP_DVS_BUCK3[1:0] = 11 To be recalculated for different V _{BUCK3} and different V _{BUCK3_DVS_UP_DOWN}	422.4	528	704	μs
V _{BUCK3_STARTUP}	Overshoot at startup	_	_	50	mV
T _{BUCK3_DT}	Dead time to avoid cross conduction	0.01	3	20	ns
R _{BUCK3_HS_RON}	HS PMOS RDSon	_	_	135	mΩ
R _{BUCK3_LS_RON}	LS NMOS RDSon	_	_	80	mΩ
R _{BUCK3_DISCH}	Discharge resistance (when BUCK3 is disabled)	250	500	1000	Ω
TSD _{BUCK3}	Thermal shutdown threshold	160	_	_	°C
TSD _{BUCK3_HYST}	Thermal shutdown threshold hysteresis	_	9	_	°C
T _{BUCK3_TSD}	Thermal shutdown filtering time	3	5	8	μs

23.5 BUCK3 efficiency

BUCK3 efficiency versus current load is given for information based on the external component criteria provided and a VPRE voltage of 4.1 V. If the conditions change, BUCK3 efficiency versus current load must be recalculated with the FS84_PDTCAL tool. The real efficiency must be verified by measurement at the application level.




24 Linear voltage regulator: LDO1, LDO2


24.1 Functional description

The LDO1 and LDO2 blocks are linear voltage regulators. The output voltage is configurable by OTP from 1.1 V to 5.0 V. A minimum voltage drop is required, depending on the output current capability (0.5 V for 150 mA and 1.0 V for 400 mA). The LDO current capability is linear with the voltage drop and can be estimated to I(mA) = 500 x V_{LDO12 DROP} -100 for intermediate voltage drops between 0.5 V and 1.0 V.

LDO1 input supply is externally connected to VPRE, VBOOST, or another supply. LDO2 input supply is internally connected to the output of VBOOST. Overcurrent detection and thermal shutdown are implemented on LDO1 and LDO2 to protect the internal pass device.

24.2 Application schematics





24.3 Electrical characteristics

Table 87. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
LDO1 and LDO2	,				
V _{LDO12_IN}	Input voltage range	2.5	_	6.5	V
V _{LDO12}	Output voltage (OTP_VLDO1V[2:0] and OTP_LDO2V[2:0] bits) 1.1 V, 1.2 V, 1.6 V, 1.8 V, 2.5 V, 2.8 V, 3.3 V, 5.0 V	1.1	_	5.0	V
V _{LDO12_ACC_150}	Output voltage accuracy, 150 mA current capability	-2	_	+2	%
V _{LDO12_ACC_400}	Output voltage accuracy, 400 mA current capability	-3	_	+3	%
V _{LDO12_DROP_150}	Minimum voltage drop for 150 mA current capability	0.5	_	_	V
V _{LDO12_DROP_400}	Minimum voltage drop for 400 mA current capability	1.0	_	_	V
V _{LDO12_DO_mode_150}	Maximum voltage between input and output when LDO is in dropout mode for 150 mA current		_	0.3	V
V _{LDO12_DO_mode_400}	Maximum voltage between input and output when LDO is in dropout mode for 400 mA current	_	_	0.8	V
C _{IN_LDO1}	Input capacitor (close to LDO1_IN pin)	1.0	_	_	μF
C _{OUT_LDO12_150}	Output capacitor, 150 mA current capability	4.7	_	10	μF
C _{OUT_LDO12_400}	Output capacitor, 400 mA current capability	6.8	_	10	μF
C _{OUT_LDO12}	Output decoupling capacitor	0.1	_	_	μF
V _{LDO12_LTR_150}	Transient load regulation (from 10 mA to 150 mA in 2.0 µs)	-4	_	+4	%
V _{LDO12_LTR_400}	Transient load regulation (from 10 mA to 400 mA in 4.0 μs)	-5	_	+5	%
V _{LDO12_LR}	Line regulation	_	_	0.5	%
V _{LDO12_ILIM_150}	Current limitation, 150 mA current capability (OTP_LDO1ILIM and OTP_LDO2ILIM bits)	200	280	500	mA
V _{LDO12_ILIM_400}	Current limitation, 400 mA current capability (OTP_LDO1ILIM and OTP_LDO2ILIM bits)	430	560	800	mA
V _{LDO12} SOFT_START	Soft start (enable to 90%)	0.7	1.0	1.3	ms
V _{LDO12_STARTUP}	Overshoot at startup	_	_	2	%
R _{LDO12_DISCH}	Discharge resistance (when LDO1,2 is disabled)	10	20	60	Ω
TSD _{LDO12}	Thermal shutdown threshold	160	_	_	°C
TSD _{LDO12_HYST}	Thermal shutdown threshold hysteresis	_	9	_	°C
T _{LDO12_TSD}	Thermal shutdown filtering time	3	5	8	μs

25 Clock management

25.1 Clock description

The clock management block consists of the internal oscillator, the Phase Locked Loop (PLL) and multiple dividers. This block manages clock generation for the internal digital state machines, the switching regulators and the external clock synchronization.


FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

The internal oscillator runs at 20 MHz by default after startup. The frequency is programmable by SPI and a spread spectrum feature can be activated by SPI to reduce the emission of the oscillator's fundamental frequency.

The VPRE switching frequency comes from CLK2 (455 kHz) or CLK1 (2.22 MHz). BUCK1,3 and the BOOST switching frequency comes from CLK1 (2.22 MHz). The switching regulators can be synchronized with an external frequency coming from the FIN pin. A dedicated watchdog monitor is implemented to verify and report the correct FIN frequency range. Different clocks can be sent to the FOUT pin to synchronize an external IC or for diagnostic purposes.




25.2 Phase shifting

In order to reduce peak current and improve EMC performance, the clocks for switching regulators (VPRE_clk, BOOST_clk, BUCK1_clk, and BUCK3_clk) can be delayed so that all regulators do not turn on at the same time.

The clock for each regulator can be shifted from one to seven clock cycles of CLK running at 20 MHz, which corresponds to 50 ns. The phase shift configuration is done by OTP configuration using OTP_VPRE_ph[2:0], OTP_VBST_ph[2:0], OTP_BUCK1_ph[2:0] and OTP_BUCK3_ph[2:0].

VPRE and BUCK3 have a peak current detection architecture. The PWM synchronizes the turn on of the high-side switch. BUCK1 has a valley current detection architecture. The PWM synchronizes the turn on of the low-side switch.



25.3 Manual frequency tuning

The internal oscillator frequency, 20 MHz by default, can be programmed through SPI from 16 MHz to 24 MHz in 1.0 MHz frequency steps. The oscillator functionality is guaranteed for frequency increments of one step at a time in either direction, with a minimum of 10 µs between two steps. For any unused code of the CLK_TUNE [3:0] bits, the internal oscillator is set at the default 20 MHz frequency.

To change the internal oscillator frequency from 20 MHz to 24 MHz, four SPI commands are required, with 10 μs wait time between each command (21 MHz – wait 10 μs – 22 MHz – wait 10 μs – 23 MHz – wait 10 μs – 24 MHz). To change the internal oscillator frequency from 24 MHz to 16 MHz, eight SPI commands are required, with 10 μs wait time between each command (23 MHz – wait 10 μs – 22 MHz – wait 10 μs – 21 MHz – wait 10 μs – 20 MHz – wait 10 μs – 18 MHz – wait 10 μs – 17 MHz – wait 10 μs – 16MHz).

Table 88. Manual frequency tuning configuration

CLK_TUNE [3:0]	Oscillator frequency [MHz]
0000 (default)	20
0001	21
0010	22
0011	23
0100	24
1001	16
1010	17
1011	18
1100	19
Reset condition	POR

25.4 Spread spectrum

The internal oscillator can be modulated with a triangular carrier frequency of 23 kHz or 94 kHz with $\pm 5\%$ deviation range around the oscillator frequency. The spread spectrum feature can be activated by SPI with the MOD_EN bit and the carrier frequency can be selected by SPI with the MOD_CONF bit. By default, the spread spectrum is disabled. The spread spectrum and the manual frequency tuning functions cannot be used at the same time.

The main purpose of the spread spectrum is to improve EMC performance by spreading the energy of the internal oscillator and the VPRE frequency on the VBAT frequency spectrum. For best performance, select a 23 kHz carrier frequency when VPRE is configured at 455 kHz and 94 kHz when VPRE is configured at 2.2 MHz.

25.5 External clock synchronization

To synchronize the switching regulators with an external frequency coming from the FIN pin, the PLL must be enabled by the OTP_PLL_SEL bit. The FIN pin accepts two frequency ranges based on selections defined in the clock divider configuration. This allows the CLK clock at the output of the PLL to remain in the working range of the digital blocks from 16 MHz to 24 MHz. When FIN_DIV = 0, the input frequency range must be between 333 kHz and 500 kHz. When FIN_DIV = 1, the input frequency range must be between 2.0 MHz and 3.0 MHz.

After the FIN clock divider configuration has been set by the FIN_DIV bit, the FIN clock is routed to the PLL input by the EXT_FIN_SEL bit. The CLK clock is changed from the internal oscillator to the FIN external clock by the EXT_FIN_SEL bit. So the configuration procedure is FIN_DIV first, then apply FIN, and finally set EXT_FIN_SEL.

If FIN is out of range, the CLK clock moves back to the internal oscillator and reports the error using the CLK_FIN_DIV_OK bit. When FIN comes back into range, the configuration procedure described above must be executed again.

The FOUT pin can be used to synchronize an external device with the FS84 QFN48EP. The frequency sent to FOUT is selected by SPI with the FOUT_MUX_SEL [3:0] bits.

Table 89. FOUT multiplexer selection

FOUT_MUX_SEL [3:0]	FOUT multiplexer selection
0000 (default)	No signal, FOUT is low
0001	VPRE_clk
0010	BOOST_clk
0011	BUCK1_clk
0101	BUCK3_clk
0110	FOUT_clk (CLK1 or CLK2 selected with FOUT_CLK_SEL bit)
0111	OSC_MAIN/48 (when PLL is enabled by OTP)
1000	OSC_FS/48
1001	CLK_FIN_DIV
Others	No signal, FOUT is low
Reset condition	POR

25.6 Electrical characteristics

Table 90. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
20 MHz internal osci	llator				
F _{20MHz}	Oscillator nominal frequency (programmable)	_	20	_	MHz
F _{20MHz_ACC}	Oscillator accuracy	-6		+6	%
T _{20MHz_step}	Oscillator frequency tuning step transition time	_	10	_	μs
Spread spectrum	·				•
EQQ .	Spread spectrum frequency modulation (MOD_CONF SPI	_	23	_	kHz
FSS _{MOD}	configuration)	_	94	-	kHz
FSS _{RANGE}	Spread spectrum range (around the nominal frequency)	-5	_	+5	%

Table 90. Electrical characteristics...continued

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.


Symbol	Parameter	Min	Тур	Max	Unit
Clock synchroniza	ation (FIN)	'			
V _{FIN_IN}	Input voltage range	_	VDDFIN	_	V
DC _{FIN_FOUT}	FIN and FOUT duty cycle	40	50	60	%
FIN _{RANGE}	FIN input frequency range (FIN DIV SPI configuration)	333	417	500	kHz
FINRANGE	Find imput frequency range (Find_Div SFI configuration)	2.25	2.5	2.75	MHz
FIN _{VIL}	FIN low voltage threshold	0.3 x V _{DDFIN}	_	_	V
FIN _{VIH}	FIN high-voltage threshold	_	_	0.7 x V _{DDFIN}	V
FIN _{HYST}	FIN hysteresis	0.1	_	_	V
FIN _{IPD}	FIN internal pulldown current source	7	10	13	μA
FIN _{DLY}	FIN input buffer propagation delay	_	_	8	ns
FIN _{ERR_LONG}	CLK_FIN_DIV monitoring, long deviation detection	5	_	_	μs
FIN _{ERR_SHORT}	CLK_FIN_DIV monitoring, short deviation detection	_	_	1.5	μs
FIN _{TLOST}	Time to switch to internal oscillator when FIN is lost	_	_	3	μs
Clock synchroniza	ation (FOUT)			,	
V _{FOUT_OUT}	Output voltage range	_	VDDIO	_	V
FOUT _{VOL}	FOUT low voltage threshold at 2.0 mA	_	_	0.5	V
FOUT _{VOH}	FOUT high-voltage threshold at −2.0 mA	V _{DDIO} – 0.5	_		V
I _{FOUT}	Tri-state leakage current (VDDIO = 5.0 V)	-1.0	_	1.0	μA
FOUT _{TRISE}	FOUT rise time (from 20% to 80% of VDDIO, Cout = 30 pF)		_	20	ns
FOUT _{TFALL}	FOUT fall time (from 80% to 20% of VDDIO, Cout = 30 pF)	_	_	20	ns
PLL _{TLOCK}	PLL lock time	_	_	90	μs
PLL _{TSET}	PLL settling time (from EXT_FIN_DIS enable to ±1% of output frequency)		_	125	μs

26 Analog multiplexer: AMUX

26.1 Functional description

The AMUX pin delivers 32 analog voltage channels to the MCU ADC input. The voltage channels delivered to the AMUX pin can be selected by SPI. The maximum AMUX output voltage range is VDDIO. External Rs/Cout components are required for buffer stability.

26.2 Block diagram



26.3 AMUX channel selection

Table 91. AMUX output selection

AMUX[4:0]	Signal selection for AMUX output
00000 (default)	GND
00001	VDDIO voltage
00010	Temperature sensor: T(°C) = [(V _{AMUX} – V _{TEMP25}) / V _{TEMP_COEFF}] + 25
00011	Bandgap main: 1.0 V ±1%
00100	Bandgap fail-safe: 1.0 V ±1%
00101	VBUCK1 voltage
00110	RESERVED
00111	VBUCK3 voltage divided by 2.5
01000	VPRE voltage divided by 2.5
01001	VBOOST voltage divided by 2.5
01010	VLDO1 voltage divided by 2.5
01011	VLDO2 voltage divided by 2.5
01100	VBOS voltage divided by 2.5
01101	Reserved
01110	VSUP voltage divided by 7.5 or 14 (SPI configuration with bit RATIO)

Table 91. AMUX output selection...continued

AMUX[4:0]	Signal selection for AMUX output
01111	WAKE1 voltage divided by 7.45 or 13.85 (SPI configuration with bit RATIO)
10000	WAKE2 voltage divided by 7.45 or 13.85 (SPI configuration with bit RATIO)
10001	Vana: internal main analog voltage supply: 1.6 V ±2%
10010	Vdig: internal main digital voltage supply: 1.6 V ±2%
10011	Vdig_fs: internal fail-safe digital voltage supply: 1.6 V ±2%
10100	PSYNC voltage
Others	Same as default value (00000): GND

26.4 Electrical characteristics

Table 92. Electrical characteristics

 $T_A = -40$ °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
AMUX		'		'	_
V _{AMUX_VDDIO}	Minimum VDDIO operating voltage for AMUX	3.2	_	_	V
V _{AMUX_IN}	Input voltage range for VSUP, WAKE1, WAKE2 • Ratio 7.45 and 7.5 • Ratio 13.85 and 14	2.25 4.2	_	22.5 42	V
I _{AMUX}	Output buffer current capability	_	_	2.0	mA
V _{AMUX_OFF}	Offset voltage (lout = 1.0 mA)	-7	_	+7	mV
V _{AMUX_} RATIO	Ratio accuracy Ratio 1 Ratio 2.5 Ratio 7.5 for VSUP Ratio 7.45 for WAKE12 Ratio 14 for VSUP Ratio 13.85 for WAKE12	-0.5 -1.5 -2.0 -2.0 -2.0 -2.0	_ _ _ _	0.5 1.5 2.0 2.0 2.0 2.0	%
V _{AMUX_BRIDGE}	VSUP, WAKE1, WAKE2 resistor bridge	0.75	1.5	3	МΩ
V _{TEMP25}	Temperature sensor voltage at 25 °C	2.01	2.07	2.12	V
V _{TEMP_COEFF}	Temperature sensor coefficient	-6.25	-6	-5.75	mV/°C
T _{AMUX_SET}	Settling time (from 10% to 90% of V_{DDIO} , Rs = 220 Ω , Cout = 10 nF)	_		10	μs
Rs	Output resistor	_	220	_	Ω
Cout	Output capacitor	-	10	_	nF

26.5 1.8 V MCU ADC input use case


The FS84 QFN48EP AMUX buffer is referenced to VDDIO, 3.3 V or 5.0 V. If the MCU requires a 1.8 V ADC input voltage, an external resistor bridge R1/R2 can be added

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

between AMUX output and ADC input, as shown in <u>Figure 35</u>. Use 0.1% resistor accuracy to limit the conversion error impact.



The total resistor bridge value (R1 + R2) must consume between a minimum of 10x ADC input current and a maximum of 1mA at AMUX output so that neither the AMUX output buffer nor the ADC input is disturbed. For a good estimate, calculate the resistor bridge value for $200 \, \mu A$ current consumption at VDDIO = $3.3 \, V$.

Target R1 + R2 = $20 \text{ k}\Omega$

For VDDIO = 3.3 V, R2 / (R1 + R2) = 1.8 / 3.3 = 0.545

After calculation, R2 = 11 k Ω and R1 = 9.3 k Ω

27 I/O interface pins

27.1 WAKE1, WAKE2

WAKE pins are used to manage the internal biasing of the device and the main state machine transitions.

- When WAKE1 or WAKE2 is > WAKE12_{VIH}, the internal biasing is started and the
 equivalent digital state is 1
- When WAKE1 or WAKE2 is < WAKE12_{VII}, the equivalent digital state is 0
- When WAKE1 and WAKE2 are < WAKE12_{AVIL}, the internal biasing is stopped if the device was in Standby mode

WAKE1 and WAKE2 are level-based wake-up input signals with analog measurement capabilities thru AMUX. WAKE1 can be, for example, connected to a switched VBAT (KL15 line) and WAKE2 to the wake-up output of a CAN or FlexRay transceiver. When a WAKE pin is used as a global pin, a C - R - C protection is required (see Section 30 "Application information").

Table 93. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit	
WAKE1, WAKE2	WAKE1, WAKE2					
WAKE12 _{AVIL}	Analog low input voltage threshold	1	_	_	V	
WAKE12 _{VIL}	Digital low input voltage threshold	2	_	_	V	
WAKE12 _{VIH}	Digital high input voltage threshold	_	_	4	V	
I _{WAKE12}	Input current leakage at WAKE12 = 36 V	_	_	100	μΑ	
T _{WAKE12}	Filtering time	50	70	100	μs	

FS84QFN48EP

All information provided in this document is subject to legal disclaimers

© 2023 NXP B.V. All rights reserved

27.2 INTB

INTB is an open drain output pin with an internal pullup to VDDIO. This pin generates a pulse to inform the MCU when an internal interrupt occurs. Each interrupt can be masked by setting the corresponding inhibit interrupt bit in the M_INT_MASK registers.

Table 94. Electrical characteristics

 $T_A = -40$ °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Interrupt pin					
INTB _{PULL-up}	Internal pullup resistor to VDDIO	5.5	10	15	kΩ
INTB _{VOL}	Low output level threshold (I = 2.0 mA)	_	_	0.5	V
INTB _{PULSE}	Pulse duration (without manual frequency tuning)	90	100	110	μs

Table 95. List of interrupts from main logic

Interrupt main	Description
VSUP_UV7	VSUP undervoltage 7.0 V
VSUP_UVH	VSUP undervoltage high
VSUP_UVL	VSUP undervoltage low
VBOS_UVH	VBOS undervoltage high
VPRE_OC	VPRE overcurrent
VPRE_FB_OV	VPRE overvoltage protection
VPRE_UVH	VPRE undervoltage high
BUCK1_TSD	BUCK1 overtemperature shutdown event
BUCK1_OC	BUCK1 overcurrent
BUCK3_TSD	BUCK3 overtemperature shutdown event
BUCK3_OC	BUCK3 overcurrent
BOOST_TSD	BOOST overtemperature shutdown event
VBOOST_OV	BOOST overvoltage
VBOOST_UVH	BOOST undervoltage high
LDO1_TSD	LDO1 overtemperature shutdown event
LDO1_OC	LDO1 overcurrent
LDO2_TSD	LDO2 overtemperature shutdown event
LDO2_OC	LDO2 overcurrent
WAKE1	WAKE1 transition
WAKE2	WAKE2 transition
СОМ	SPI communication error


Table 96. List of interrupts from fail-safe logic


Interrupt fail-safe	Description
FCCU12	FCCU12 bi-stable error detected
FCCU1	FCCU1 single error detected
FCCU2	FCCU2 single error detected
VCOREMON_OV	VCOREMON overvoltage detected
VCOREMON_UV	VCOREMON undervoltage detected
VDDIO_OV	VDDIO overvoltage detected
VDDIO_UV	VDDIO undervoltage detected
VMONx_OV	VMONx overvoltage detected
VMONx_UV	VMONx undervoltage detected
WD_BAD_DATA	Wrong watchdog refresh – wrong data
WD_BAD_TIMING	Wrong watchdog refresh – CLOSED window or timeout

27.3 PSYNC for two FS84 QFN48EP

The PSYNC function allows the management of a complex start-up sequence with multiple power management ICs, such as two FS84 QFN48EP (OTP_PSYNC_CFG = 0) or one FS84 QFN48EP plus one PF82 (OTP_PSYNC_CFG = 1). This function is enabled with the OTP_PSYNC_EN bit.

When PSYNC is used to synchronize two FS84 QFN48EP, the PSYNC pin of each device must be connected together and pulled up to the VBOS pin of the FS84 QFN48EP master device (see <u>Figure 36</u>). In this configuration, the FS84 QFN48EP#1 state machine stops before the FS84 QFN48EP#1_VPRE starts and waits for FS84 QFN48EP#2 to synchronize FS84 QFN48EP#2 VPRE start.






27.4 PSYNC for FS84 QFN48EP and external PMIC

When PSYNC is used to synchronize one FS84 QFN48EP and one external PMIC, the PSYNC pin on the FS84 QFN48EP must be connected to the PGOOD pin of the external PMIC. When the external PMIC is a PF82 device from NXP, PSYNC can be pulled up to the VSNVS pin on the PF82. In this configuration, after VPRE starts, the FS84 QFN48EP state machine stops and waits for the PGOOD pin on the external PMIC to be released prior to continuing its own power sequencing. This allows the power-up sequence of both devices to be synchronized.

During the power down sequence, FS84 QFN48EP must wait for the external PMIC power down sequence to complete before turning off VPRE (VPRE powers the external PMIC). The OTP_VPRE_off_dly bit must be configured to extend the VPRE turn off delay from 250 µs default value to 32 ms.






Table 97. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.


Symbol	Parameter	Min	Тур	Max	Unit
PSYNC					·
PSYNC _{VIL}	Low-level input voltage threshold	1	_	_	V
PSYNC _{VIH}	High-level input voltage threshold	_	_	2	V
PSYNC _{HYST}	Hysteresis	0.1	_	_	V
PSYNC _{VOL}	Low-level output threshold (I = 2.0 mA)	_	_	0.5	V
PSYNC _{IPD}	Internal pulldown current source	7	10	13	μΑ
PSYNC _{RPU}	External pullup resistor to VBOS	_	10	_	kΩ
PSYNC _{COUT}	External decoupling capacitor	_	0.1	_	μF
PSYNC _{TFB}	Feedback filtering time	6	10	15	μs

28 Cyclic Redundant Check generation

An 8-bit CRC is required for each Write and Read SPI command. Computation of a cyclic redundancy check is derived from the mathematics of polynomial division, modulo two.

The CRC polynomial used is compatible with SAEJ 1850 CRC8 standard: $x^8+x^4+x^3+x^2+1$ (identified by 0x1D) with a SEED value of hexadecimal 0xFF.

The following is an example of CRC encoding HW implementation:



The effect of the CRC encoding procedure is shown in the following table. The seed value is appended into the most significant bits of the shift register.

Table 98. Data preparation for CRC encoding (SPI format)

Seed	M/FS	Reg_ Address	Read/Write	Data_MSB	Data_LSB
0xFF	Bits[31]	Bit[30:25]	BIT[24]	Bit[23:16]	Bits[15:8]

Seed	padded with the message to encode	padded
		with 8 zeros

- 1. Using a serial CRC calculation method, the transmitter rotates the seed and data into the least significant bits of the shift register.
- 2. During the serial CRC calculation, the seed and the data bits are XOR compared with the polynomial data bits. When the MSB is logic 1, the comparison result is loaded in the register. Otherwise, the data bits are simply shifted. Note that the 32-bit message to be processed must have the bits corresponding to the CRC byte all equal to zero (00000000).
- 3. Once the CRC is calculated, its value replaces the CRC byte value initially set to all zeros and the CRC byte is then transmitted.

The following is the procedure for the CRC decoding:

- 1. The seed value is loaded into the most significant bits of the receive register.
- 2. Using a serial CRC calculation method, the receiver rotates the received message and CRC into the least significant bits of the shift register in the order received (MSB first).
- 3. When the calculation on the last bit of the CRC is rotated into the shift register, the shift register contains the CRC check result.
 - If the shift register contains all zeros, the CRC is correct.
 - If the shift register contains a value other than zero, the CRC is incorrect.

29 SPI interface

29.1 SPI interface overview

The FS84 QFN48EP uses a 32-bit SPI, with the following arrangement:

- MOSI, Master Out Slave In bits:
 - Bit 31: main or fail-safe registers selection
 - Bit 30 to 25: register address
 - Bit 24: read/write
 - Bit 23 to 8: control bits

FS84QFN48EP

All information provided in this document is subject to legal disclaimers

© 2023 NXP B.V. All rights reserved

- Bit7 to 0: cyclic redundant check (CRC)
- · MISO, Master In Slave Out bits:
 - Bit 31-24: general device status
 - bits 23 to 8: extended device status, or device internal control register content or device flags
 - Bit7 to 0: cyclic redundant check (CRC)

The digital SPI pins (CSB, SCLK, MOSI, MISO) are referenced to VDDIO.

Table 99. SPI message arrangement

	B31	B30	B29	B28	B27	B26	B25	B24								
MOSI	M/FS	Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	R/W]							
MISO	COM_ERR	WU_G	VPRE_G	VBOOST_G	VBUCK1_G	0	VBUCK3_G	VLDO_G	1							
	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8
MOSI	Data_15	Data_14	Data_13	Data_12	Data_11	Data_10	Data_9	Data_8	Data_7	Data_6	Data_5	Data_4	Data_3	Data_2	Data_1	Data_0
MISO	D Data MSB Data LSB															
									B7	B6	B5	B4	B3	B2	B1	В0
MOSI							CRC_7	CRC_6	CRC_5	CRC_4	CRC_3	CRC_2	CRC_1	CRC_0		
MISO							CRC_7	CRC_6	CRC_5	CRC_4	CRC_3	CRC_2	CRC_1	CRC_0		

The MCU is the master driving MOSI and FS84 QFN48EP is the slave driving MISO. The MISO data is latched at the SCLK rising edge and MOSI data is latched at the SCLK falling edge. In a write command, MISO [23:8] bits are the previous register bits and MISO [7:0] is the CRC of the message sent by the FS84 QFN48EP. In a read command, MOSI [23:8] bits are all 0 and MOSI [7:0] is the CRC of the message sent by the MCU. Refer to AN12333 for more details.

29.2 SPI CRC calculation and results

CRC calculation using XOR:

Table 100. CRC calculation using XOR

```
CRC_7 = XOR (B31, B24, B23, B22, B20, B17, B13, B12, B11, 1, 1)

CRC_6 = XOR (B31, B30, B23, B22, B21, B19, B16, B12, B11, B10, 1, 1)

CRC_5 = XOR (B30, B29, B22, B21, B20, B18, B15, B11, B10, B9, 1, 1)

CRC_4 = XOR (B29, B28, B21, B20, B19, B17, B14, B10, B9, B8, 1, 1)

CRC_3 = XOR (B28, B27, B24, B23, B22, B19, B18, B17, B16, B12, B11, B9, B8, 1, 1, 1)

CRC_2 = XOR (B27, B26, B24, B21, B20, B18, B16, B15, B13, B12, B10, B8, 1, 1, 1)

CRC_1 = XOR (B26, B25, B24, B22, B19, B15, B14, B13, B9, 1, 1, 1)

CRC_0 = XOR (B25, B24, B23, B21, B18, B14, B13, B12, B8, 1, 1)
```

CRC results examples:

Table 101. CRC results examples

M/FS, Register address, R/W, 8 bit (Hex)	Data MSB, 8 bit (Hex)	Data LSB, 8 bit (Hex)	CRC, 8 bit (Hex)
0x05	0x00	0x00	0x87
0x83	0xD0	0x0D	0x54


FS84QFN48EP

29.3 Electrical characteristics


Table 102. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
SPI					
F _{SPI}	SPI operation frequency (50% DC)	0.5	_	10	MHz
t _{CLH}	Minimum time SCLK = HIGH	50	_	_	ns
t _{CLL}	Minimum time SCLK = LOW	50	_	_	ns
t _{PCLD}	Propagation delay (SCLK to data at 10% of MISO rising edge)	_	_	30	ns
t _{CSDV}	CSB = low to data at MISO active	_	_	70	ns
t _{SCLCH}	SCLK low before CSB low (setup time SCLK to CSB change H/L)	70	_	_	ns
t _{HCLCL}	SCLK change L/H after CSB = low	70	_	_	ns
t _{SCLD}	SDI input setup time (SCLK change H/L after MOSI data valid)	35	_	_	ns
t _{HCLD}	SDI input hold time (MOSI data hold after SCLK change H/L)	35	_	_	ns
t _{SCLCL}	SCLK low before CSB high	90	_	_	ns
t _{HCLCH}	SCLK high after CSB high	90	_	_	ns
t _{PCHD}	CSB L/H to MISO at high- impedance	_	_	75	ns
t _{ONCSB}	CSB min. high time	500	_	_	ns
SPI _{VIL}	CSB, SCLK, MOSI low level input voltage threshold	0.3 x V _{DDIO}	_	_	V
SPI _{VIH}	CSB, SCLK, MOSI high level input voltage threshold	_	_	0.7 x V _{DDIO}	V
I _{CSB_MOSI}	CSB, MOSI Input leakage current	_	_	1.0	μΑ
SCLK _{IPD}	SCLK internal pulldown current source	7	10	13	μА
MISO _{VOH}	MISO high output voltage (I = 2.0 mA)	V _{DDIO} -0.4	_	_	V
MISO _{VOL}	MISO low output voltage (I = 2.0 mA)	_	_	0.4	V
I _{MISO}	Tri-state leakage current (VDDIO = 5.0 V)	-1.0	_	1.0	μΑ
SPI _{PULL-up}	CSB, MOSI internal pullup (pull-up to VDDIO)	200	450	800	kΩ
C _{SPI}	Input capacitance at MOSI/MISO/ SCLK/CSB	_	_	10	pF




30 Application information



30.1 FS8406 / MR3003 radar application example

Note: This FS8406 / MR3003 radar application is an example. Other configurations are possible.



30.2 FS8416 / TEF810X radar application example

Note: This FS8416 / TEF810X radar application is an example. Other configurations are possible.




Figure 44. Simplified application diagram for FS8416 / TEF810X radar application example

31 Functional safety

31.1 ASIL B versus QM

Table 103. Recommended ASIL B vs QM safety features

Safety features	ASIL B (FS8401B, FS8402, FS8406, FS8411B, FS8412, FS8416)	QM (FS8401M, FS8411M)
PGOOD output pin	Yes	Yes
RSTB output pin	Yes	Yes
FS0B output pin	Yes	No
VCORE voltage monitoring (VCOREMON)	Yes	Yes
VDDIO voltage monitoring	Yes	Yes
Voltage monitoring (VMONx)	up to 4	0

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 103.	Recommended	ASIL B vs QN	M safety features	continued
-------------------	-------------	--------------	-------------------	-----------

Safety features	ASIL B (FS8401B, FS8402, FS8406, FS8411B, FS8412, FS8416)	QM (FS8401M, FS8411M)
Watchdog monitoring	Simple WD	No
FCCU monitoring	Yes	No
Analog BIST (ABIST)	Yes	No

31.2 Fail-safe initialization

After POR or wake up from Standby, when the RSTB pin is released, the fail-safe state machine enters the INIT_FS phase for initialization. To secure the write process during INIT_FS phase, in addition to CRC computation during SPI transfer, a request is made to the MCU to perform the following sequence for all INIT_FS registers:

- 1 Write the desired data to the FS_I_Register_A (DATA)
- 2 Write the one's complement of the FS_I_Register data to the FS_I_NOT_Register_A (DATA_NOT)

For example, if FS_I_Register_A = 0xABCD, then FS_I_NOT_Register_A = 0x5432 (the one's complement of 0xABCD). A real-time comparison process (XOR) is performed by the FS84 QFN48EP to ensure DATA FS_I_Register_A = DATA_NOT FS_I_NOT_Register_A. Only the utility bits must be inverted in the DATA_NOT content. The RESERVED bits are not considered and can be written at 0. If the comparison result is correct, then the REG_CORRUPT is set to 0. If the comparison result is wrong, then the REG_CORRUPT bit is set to 1. REG_CORRUPT monitoring is active as soon as the INIT_FS is closed by the first good watchdog refresh.

INIT_FS must be closed by the first good watchdog refresh before the 256 ms timeout.

Once INIT_FS closes, the GoTo_INITFS bit in the FS_SAFE_IOS register can be used to return from any following FS_state back to INIT_FS. The GoTo_INITFS command should be sent immediately after a good watchdog refresh.

31.3 Watchdog

The watchdog is a windowed watchdog. The first part of the window is referred to as the CLOSED window and the second part is referred to as the OPEN window. A good watchdog refresh is a good watchdog response during the OPEN window. A bad watchdog refresh is a bad watchdog response during the OPEN window, no watchdog refresh during the OPEN window or a good watchdog response during the CLOSED window. After a good or a bad watchdog refresh, a new window period starts immediately so that the MCU stays synchronized with the windowed watchdog.

The first good watchdog refresh closes the INIT_FS. Then the watchdog window runs while the MCU refreshes the watchdog in the OPEN window of the watchdog window period. The duration of the watchdog window is configurable from 1.0 ms to 1024 ms by the WDW_PERIOD [3:0] bits. The new watchdog window is effective after the next watchdog refresh. The watchdog window can be disabled during INIT_FS only. The watchdog disable takes effect when INIT_FS closes.

The watchdog configuration must write to the FS_WD_WINDOW and FS_NOT_WD_WINDOW registers as INIT registers.

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved

Table 104. Watchdog window period configuration

WDW_PERIOD [3:0]	Watchdog window period
0000	DISABLE (during INIT_FS only)
0001	1.0 ms
0010	2.0 ms
0011 (default)	3.0 ms
0100	4.0 ms
0101	6.0 ms
0110	8.0 ms
0111	12 ms
1000	16 ms
1001	24 ms
1010	32 ms
1011	64 ms
1100	128 ms
1101	256 ms
1110	512 ms
1111	1024 ms
Reset condition	POR

The duty cycle of the watchdog window is configurable from 31.25% to 68.75% with the WDW DC [2:0] bits. The new duty cycle is effective after the next watchdog refresh.

Table 105. Watchdog window duty cycle configuration

WDW_DC [2:0]	CLOSED window	OPEN window
000	31.25%	68.75%
001	37.5%	62.5%
010 (default)	50%	50%
011	62.5%	37.5%
100	68.75%	31.25%
Others	50%	50%
Reset condition	PC	DR .

31.3.1 Simple watchdog

The Simple watchdog uses a unique seed. The MCU can send its own seed to the WD_SEED register or can use the default value 0x5AB2. This seed must be written in the WD_ANSWER register during the OPEN watchdog window. When the result is right, the watchdog window is restarted. When the result is wrong, the WD error counter is incremented and the watchdog window is restarted. In Simple watchdog configuration, a 0xFFFF or 0x0000 value cannot be written to the WD_SEED register. If a 0x0000 or 0xFFFF write is attempted, a communication error is reported and the configuration is ignored.

31.3.2 Watchdog error counter


A watchdog error counter is implemented in the device to filter out incorrect watchdog refreshes. Each time a watchdog failure occurs, the device increments this counter by two. The watchdog error counter is decremented by one each time the watchdog is properly refreshed. This principle ensures that a cyclic 'OK/NOK' behavior converges on a failure detection.

To allow flexibility in the application, the maximum value of this counter is configurable with the WD_ERR_LIMIT[1:0] bits during the INIT_FS phase.

Table 106. Watchdog error counter configuration

WD_ERR_LIMIT[1:0]	Watchdog error counter value
00	8
01 (default)	6
10	4
11	2
Reset condition	POR

For diagnostic purposes, the watchdog error counter value can be read by the MCU with the WD_ERR_CNT[3:0] bits.



31.3.3 Watchdog refresh counter


The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by one. Each time the watchdog refresh counter reaches its maximum value (six by default) and the next WD refresh is also good, the fault error counter is decremented by one. Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to zero.

To provide applications with greater flexibility, the maximum value of this watchdog refresh counter is configurable with the WD_RFR_LIMIT[1:0] bits during the INIT_FS phase.

Table 107. Watchdog refresh counter configuration

WD_RFR_LIMIT[1:0]	Watchdog refresh counter value
00 (default)	6
01	4
10	2
11	1
Reset condition	POR

The watchdog refresh counter value can be read by the MCU for diagnostic with the WD_RFR_CNT[2:0] bits.



31.3.4 Watchdog error impact

When the watchdog error counter reaches its maximum value, the fail-safe reaction on RSTB and/or FS0B is configurable with the WD_FS_IMPACT[1:0] bits during the INIT_FS phase.

Table 108. Watchdog error impact configuration

and the state of t			
WD_FS_IMPACT[1:0]	Watchdog error impact on RSTB/FS0B		
00	No action on RSTB and FS0B		
01	FS0B only is asserted if WD error counter = WD_ERR_LIMIT[1:0]		
1x	FS0B and RSTB are asserted if WD error counter = WD_ERR_LIMIT[1:0]		
Reset condition	POR		

31.3.5 MCU fault recovery strategy


The fault recovery strategy feature is enabled by the OTP_FLT_RECOVERY_EN bit. This function extends the watchdog window to allow the MCU to perform a fault recovery strategy. The goal is to not reset the MCU while it is trying to recover the application after a failure event. When a fault is triggered by the MCU via its FCCU pins, the FS0B pin is asserted by the device and the watchdog window duration becomes automatically an open window (no more duty cycles). This open window duration is configurable with the WDW RECOVERY [3:0] bits during the INIT_FS phase.

Table 109. Watchdog window in fault recovery configuration

WDW_RECOVERY [3:0]	Watchdog window duration when the device is in fault recovery strategy	
0000	DISABLE	
0001	1.0 ms	
0010	2.0 ms	
0011	3.0 ms	
0100	4.0 ms	
0101	6.0 ms	
0110	8.0 ms	
0111	12 ms	
1000	16 ms	
1001	24 ms	
1010	32 ms	
1011(default)	64 ms	
1100	128 ms	
1101	256 ms	
1110	512 ms	
1111	1024 ms	
Reset condition	POR	

The transition from WDW_PERIOD to WDW_RECOVERY happens when the FCCU pin indicates an error and FS0B is asserted. If the MCU sends a good watchdog refresh before the end of the WDW_RECOVERY duration, the device switches back to the WDW_PERIOD duration and the associated duty cycle, provided the FCCU pins no longer indicate an error. Otherwise, a new WDW_RECOVERY period is started. If the

MCU does not send a good watchdog refresh before the end of the WDW_RECOVERY duration, a reset pulse is generated, and the fail-safe state machine moves back to INIT_FS.



31.4 FCCU monitoring


The FCCU monitoring feature is enabled by the OTP_FCCU_EN bit. The FCCU input pins are in charge of monitoring HW failures from the MCU. The FCCU monitoring is active as soon as the INIT_FS is closed by the first good watchdog refresh. The FCCU input pins can be configured by pairs, or by single independent inputs with the FCCU_CFG[1:0] bits.

Table 110. FCCU pins configuration

FCCU_CFG[1:0]	FCCU pins configuration
00	No monitoring
01 (default)	FCCU1 and FCCU2 monitoring by pair (bi-stable protocol)
10	FCCU1 or FCCU2 input monitoring
11	FCCU1 input monitoring only
Reset condition	POR

31.4.1 FCCU12 monitoring by pair

When FCCU12 are used by pairs, the bi-stable protocol is supported according to Figure 48:



The polarity of the FCCU fault signals is configurable with FCCU12_FLT_POL bit during the INIT_FS phase.

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 111. FCCU12 polarity configuration

FCCU12_FLT_POL	FCCU12 polarity	
0 (default)	FCCU1=0 or FCCU2=1 level is a fault	
1	FCCU1=1 or FCCU2=0 level is a fault	
Reset condition	POR	

When an FCCU fault is detected, the fail-safe reaction on RSTB and/or FS0B is configurable with the FCCU12_FS_IMPACT bit during the INIT_FS phase

Table 112. FCCU12 error impact configuration

FCCU12_FS_IMPACT	FCCU12 impact on RSTB/FS0B	
0	FS0B only is asserted	
1 (default)	FS0B and RSTB are asserted	
Reset condition	POR	

31.4.2 FCCU12 independent monitoring

When FCCU1 and/or FCCU2 are used independently, the FCCU inputs can monitor two different and independent error signals. For each input the polarity of the FCCU fault signal is configurable with FCCUx_FLT_POL bits during the INIT_FS phase.

Table 113. FCCUx polarity configuration

FCCU1_FLT_POL	FCCU1 polarity	
0 (default)	FCCU1 low level is a fault	
1	FCCU1 high level is a fault	
Reset condition	POR	

FCCU2_FLT_POL	FCCU2 polarity	
0 (default)	FCCU2 low level is a fault	
1	FCCU2 high level is a fault	
Reset condition	POR	

When an FCCU fault is detected, the fail-safe reaction on RSTB and/or FS0B is configurable with the FCCUx_FS_IMPACT bits during the INIT_FS phase.

Table 114. FCCUx error impact configuration

FCCU1_FS_IMPACT	FCCU1 impact on RSTB/FS0B	
0	FS0B only is asserted	
1 (default)	FS0B and RSTB are asserted	
Reset condition	POR	

FCCU2_FS_IMPACT	FCCU2 impact on RSTB/FS0B	
0	FS0B only is asserted	
1 (default)	FS0B and RSTB are asserted	
Reset condition	POR	

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

31.4.3 FCCU12 electrical characteristics

Table 115. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
FCCU1,2		-		'	
FCCU12 _{TERR}	FCCU1,2 filtering time	4.0	_	8.0	μs
FCCU12 _{VIH}	FCCU1,2 high level input voltage threshold	_	_	0.7 x V _{DDIO}	V
FCCU12 _{VIL}	FCCU1,2 low level input voltage threshold	0.3 x V _{DDIO}	_	_	V
FCCU12 _{HYST}	FCCU1,2 input voltage hysteresis	0.1 x V _{DDIO}	_	1.85	V
FCCU12 _{ILKG}	Input leakage current	_	_	1.0	μΑ
FCCU1 _{RPD}	FCCU1 internal pulldown resistor	400	800	1300	kΩ
FCCU2 _{RPU}	FCCU2 internal pullup resistor to VDDIO	100	200	400	kΩ
FCCU12 _{RATIO}	FCCU1/2 internal resistor ratio (FCCU1 _{RPD} / FCCU2 _{RPU})	3.5	4	4.5	_

31.5 Voltage supervisor

The voltage supervisor monitors overvoltage and undervoltage events that occur on the VCOREMON, VDDIO and VMONx input pins. When an overvoltage occurs on an FS84 QFN48EP regulator monitored by one of these pins, the associated FS84 QFN48EP regulator is switched off until the fault is removed. Voltage monitoring is active again as soon as FS ENABLE=1 and the UV/OV flags are reported.

31.5.1 VCOREMON monitoring

The VCOREMON input pin is dedicated to BUCK1 when the FS84 QFN48EP is configured for multiphase operations. When an overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB and/or FS0B is configurable with the VCOREMON_OV/UV_FS_IMPACT[1:0] bits during the INIT_FS phase.

Table 116. VCOREMON error impact configuration

VCOREMON_OV_FS_IMPACT[1:0]	VCOREMON OV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted
1x (default)	FS0B and RSTB are asserted
Reset condition	POR
VCOREMON_UV_FS_IMPACT[1:0]	VCOREMON UV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01 (default)	FS0B only is asserted
1x	FS0B and RSTB are asserted
Reset condition	POR

Table 117. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit	
VCOREMON						
VCOREMON_ OV_min	Overvoltage threshold minimum	_	+4.5	_	%	
VCOREMON_ OV_max	Overvoltage threshold maximum	_	+12	_	%	
VCOREMON_ OV_step	Overvoltage threshold step (OTP_VCOREOVT H[7:0] bits)	_	+0.5	_	%	
VCOREMON_ OV_acc	Overvoltage threshold accuracy	-2	_	2	%	
TCOREMON_OV	Overvoltage filtering time (OTP_VCORE_OV_ DGLT bit)	20	25	30	μs	
		40	45	50	μs	
VCOREMON_ UV_min	Undervoltage threshold minimum	_	-4.5	_	%	
VCOREMON_ UV_max	Undervoltage threshold maximum	_	-12	_	%	
VCOREMON_ UV_step	Undervoltage threshold step (OTP_VCOREUVT H[7:0] bits)	_	-0.5	_	%	
VCOREMON_ UV_acc	- II indervoltade threshold acculracy		_	2	%	
TOODEMON IN	Undervoltage filtering time (OTP_VCORE_UV_ DGLT[1:0] bits)	2.5	5	7.5	μs	
		10	15	20	μs	
TCOREMON_UV		20	25	30	μs	
		35	40	45	μs	

31.5.2 Static voltage scaling (SVS)


A static voltage scaling function is implemented to allow the MCU to reduce the output voltage initially configured at the start-up of BUCK1. The SVS configuration must be done in INIT_FS phase. The offset value is configurable by SPI with the SVS_OFFSET[4:0] bits and the ones-complement of that value must be written in the NOT_SVS_OFFSET[4:0] bits.

Table 118. SVS offset configuration

· · · · · · · · · · · · · · · · · · ·				
SVS_OFFSET[4:0]	NOT_SVS_OFFSET[4:0]	Offset applied to BUCK1		
00000 (default)	11111	0 mV		
00001	11110	-6.25 mV		
		-6.25 mV step per bit		
10000	01111	−100 mV		
Reset condition	POR			


FS84QFN48EP

The BUCK1 output voltage transition starts when the NOT_SVS_OFFSET[4:0] SPI command is received and confirmed good. If the NOT_SVS_OFFSET[4:0] SPI command is not the exact opposite of the SVS_OFFSET[4:0] SPI command, the SVS procedure is not executed and the BUCK1 output voltage remains at its original value. The OV/UV threshold changes immediately when the NOT_SVS_OFFSET[4:0] SPI command is received and confirmed good. The BUCK1 output voltage transition lasts less than TCOREMON_OV, preventing a false OV detection.



31.5.3 VDDIO monitoring

The VDDIO input pin can be connected to VPRE, LDO1, LDO2, BUCK3 or an external regulator. The regulator connected to VDDIO must be at 3.3 V or 5.0 V to be compatible with overvoltage and undervoltage monitoring thresholds. In order to turn off the regulator when an overvoltage detection occurs, the selection of which regulator to connect to VDDIO is done with OTP_VDDIO_REG_ASSIGN[2:0] bits. If an external regulator (not regulated by the FS84 QFN48EP) is connected to VDDIO, this regulator cannot be turned off, but the overvoltage flag is reported to the MCU, which can take appropriate action. In all cases, the fail-safe reaction on RSTB and/or FS0B configured with the VDDIO_OV/UV_FS_IMPACT[1:0] bits is guaranteed.



FS84QFN48EP

All information provided in this document is subject to legal disclaimers

© 2023 NXP B.V. All rights reserved.

When an overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB and/or FS0B is configurable with the VDDIO_OV/UV_IMPACT[1:0] bits during the INIT_FS phase.

Table 119. VDDIO error impact configuration

VDDIO_OV_FS_IMPACT[1:0]	VDDIO OV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted
1x (default)	FS0B and RSTB are asserted
Reset condition	POR

VDDIO_UV_FS_IMPACT[1:0]	VDDIO UV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01 (default)	FS0B only is asserted
1x	FS0B and RSTB are asserted
Reset condition	POR


Table 120. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	mbol Parameter		Тур	Max	Unit
VDDIO		'			
VDDIO_OV_min	Overvoltage threshold minimum	_	+4.5	_	%
VDDIO_OV_max	Overvoltage threshold maximum	_	+12	_	%
VDDIO_OV_step	Overvoltage threshold step (OTP_VDDIOOVTH[7:0] bits)		+0.5	_	%
VDDIO_OV_acc	Overvoltage threshold accuracy	-2	_	2	%
TVDDIO_OV	Overvoltage filtering time (OTP_VDDIO_ OV_DGLT bit)	20	25	30	μs
		40	45	50	μs
VDDIO_UV_min	Undervoltage threshold minimum	_	-4.5	_	%
VDDIO_UV_max	Undervoltage threshold maximum	_	-12	_	%
VDDIO_UV_step	Undervoltage threshold step (OTP_ VDDIOUVTH[7:0] bits)	_	-0.5	_	%
VDDIO_UV_acc	Undervoltage threshold accuracy	-2	_	2	%
	Undervoltage filtering time (OTP_VDDIO_ UV_DGLT[1:0] bits)	2.5	5	7.5	μs
TVDDIO_UV		10	15	20	μs
		20	25	30	μs
		35	40	45	μs

31.5.4 VMONx monitoring

Each VMONx monitoring feature is enabled by OTP. The VMONx input pin can be connected to VPRE, LDO1, LDO2, BUCK3 or even an external regulator. In order to turn OFF the regulator when overvoltage detection occurs, the selection of which regulator to connect to VMONx is done by SPI in the register M_VMON_REGx. If an external regulator (not regulated by the FS84 QFN48EP) is connected to VMONx, this regulator cannot be turned OFF, but the overvoltage flag is reported to the MCU which can take appropriate action. In all cases, the fail-safe reaction on RSTB and/or FS0B configured with the VMONx_OV/UV_FS_IMPACT[1:0] bits is guaranteed.



The external resistor bridge connected to VMONx must be calculated to deliver a middle point of 0.8V. Use a ±1% or less resistor accuracy. When overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB and/or FS0B is configurable with the VMONx_OV/UV_FS_IMPACT[1:0] bits during the INIT_FS phase.

Table 121. VMONx error impact configuration

VMONx_OV_FS_IMPACT[1:0]	VMONx OV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted
1x (default)	FS0B and RSTB are asserted
Reset condition	POR

VMONx_UV_FS_IMPACT[1:0]	VMONx UV impact on RSTB/FS0B	
00	No effect on RSTB and FS0B	
01 (default)	FS0B only is asserted	
1x	FS0B and RSTB are asserted	
Reset condition	POR	

Table 122. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit	
VMONx (without ext resistor accuracy)						
VMONx_OV_min	Overvoltage threshold minimum	_	+4.5	_	%	
VMONx_OV_max	Overvoltage threshold maximum	_	+12	_	%	
VMONx_OV_step	Overvoltage threshold step (OTP_VMONxOVT H[7:0] bits)		+0.5	_	%	
VMONx_OV_acc	Overvoltage threshold accuracy	-2	_	2	%	
TMONx_OV	Overvoltage filtering time (OTP_VMONx_OV_ DGLT bit)	20	25	30	μs	
		40	45	50	μs	
VMONx_UV_min	Undervoltage threshold minimum	_	-4.5	_	%	
VMONx_UV_max	Undervoltage threshold maximum	_	-12	_	%	
VMONx_UV_step	Undervoltage threshold step (OTP_VMONxUVT H[7:0] bits)	_	-0.5	_	%	
VMONx_UV_acc	Undervoltage threshold accuracy	-2	_	2	%	
	Undervoltage filtering time (OTP_VMONx_UV_ DGLT[1:0] bits)	2.5	5	7.5	μs	
TMONIX LIV		10	15	20	μs	
TMONx_UV		20	25	30	μs	
		35	40	45	μs	
VMONx_PD	Internal passive pulldown	1	2	4	ΜΩ	

31.6 Fault management

31.6.1 Fault error counter

The FS84 QFN48EP integrates a configurable fault error counter that counts the number of faults related to the device itself as well as faults caused by external events. The fault error counter starts at level 1 after a POR or after resuming from Standby. The final value of the fault error counter is used to transition in DEEP-FS mode. The maximum value of this counter is configurable with the FLT_ERR_CNT_LIMIT[1:0] bits during the INIT_FS phase.


Table 123. Fault error counter configuration


FLT_ERR_CNT_LIMIT[1:0]	Fault error counter max value configuration	Fault error counter intermediate value
00	2	1
01 (default)	6	3
10	8	4
11	12	6
Reset condition	PC)R

The fault error counter has two output values: intermediate and final. The intermediate value can be used to force FS0B activation or to generate an RSTB pulse according to the FLT_ERR_IMPACT[1:0] bits configuration.

Table 124. Fault error counter impact configuration

FLT_ERR_IMPACT[1:0]	Fault error counter intermediate value impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted if FLT_ERR_CNT=intermediate value
1x (default)	FS0B is asserted if FLT_ERR_CNT=intermediate value RSTB is asserted for each value of FLT_ERR_CNT>=int ermediate value
Reset condition	POR





31.6.2 Fault source and reaction

In normal operation, when FS0B and RSTB are released, the fault error counter is incremented whenever a fault is detected by the FS84 QFN48EP fail-safe sate machine. Table 125 lists the faults and their impact on PGOOD, RSTB and FS0B pins according to the device configuration. The faults that are configured to not assert RSTB and FS0B will not increment the fault error counter. In that case, only the flags are available for MCU diagnostics. The fault error counter is incremented by one each time the RSTB and/or FS0B pin is asserted. When FS0B is asserted, the fault error counter continues to be incremented by +1 each time the WD error counter reaches its maximum value.

Table 125. Application related fail-safe fault list and reaction

Orange cells indicate that the reaction is not configurable.

Green cells indicate that the reaction is configurable by OTP for PGOOD and by SPI for RSTB/FS0B during INIT_FS.

Apps related fail-safe faults	FLT_ ERR_CNT increment	FS0B assertion	RSTB assertion	PGOOD assertion
VCOREMON_OV	+1	VCOREMON_OV_FS_ IMPACT[0]	VCOREMON_OV_FS_ IMPACT[1]	OTP_PGOOD_VCORE
VDDIO_OV	+1	VDDIO_OV_FS_ IMPACT[0]	VDDIO_OV_FS_ IMPACT[1]	OTP_PGOOD_VDDIO
VMONx_OV	+1	VMONx_OV_FS_ IMPACT[0]	VMONx_OV_FS_ IMPACT[1]	OTP_PGOOD_VMONx
VCOREMON_UV	+1	VCOREMON_UV_FS_ IMPACT[0]	VCOREMON_UV_FS_ IMPACT[1]	OTP_PGOOD_VCORE
VDDIO_UV	+1	VDDIO_UV_FS_ IMPACT[0]	VDDIO_UV_FS_ IMPACT[1]	OTP_PGOOD_VDDIO
VMONx_UV	+1	VMONx_UV_FS_ IMPACT[0]	VMONx_UV_FS_ IMPACT[1]	OTP_PGOOD_VMONx
FCCU12 (pair)	+1	FCCU12_FS_IMPACT	FCCU12_FS_IMPACT	No
FCCU1 (single)	+1	FCCU1_FS_IMPACT	FCCU1_FS_IMPACT	No
FCCU2 (single)	+1	FCCU2_FS_IMPACT	FCCU2_FS_IMPACT	No
WD error counter = max value	+1	WD_FS_IMPACT[0]	WD_FS_IMPACT[1]	No
Fault error counter impact at intermediate value	No	FLT_ERR_IMPACT[0]	FLT_ERR_IMPACT[1]	No
Wrong WD refresh in INIT_FS	+1	Yes	Yes	No
No WD refresh in INIT_FS	+1	Yes	Yes	No
External RESET (out of extended RSTB)	+1	No ^[1]	Yes (low externally)	OTP_PGOOD_RSTB
RSTB pulse request by MCU	No	No ^[1]	Yes	No
RSTB short to high	+1	Yes	No (high externally)	No
FS0B short to high	+1	No (high externally)	FS0B_SC_HIGH_CFG	No
FS0B request by the MCU	No	Yes	No	No
REG_CORRUPT = 1	+1	Yes	No	No
OTP_CORRUPT = 1	+1	Yes	No	No
GOTO_INITFS request by MCU	No	Yes	No	No

^[1] By cascaded effect, the FSOB is asserted low because of INIT_FS state.

If OTP_PGOOD_RSTB =0 (default configuration), RSTB and PGOOD pins work independently according to <u>Table 125</u>.

If OTP_PGOOD_RSTB = 1, RSTB and PGOOD pins work concurrently and all the faults asserting RSTB will also assert PGOOD except in case of External RESET detection.

31.7 PGOOD, RSTB, FS0B

The following safety output pins have a hierarchical implementation in order to guarantee the safe state.

- PGOOD has priority one. If PGOOD is asserted, RSTB and FS0B are asserted.
- RSTB has priority two. If RSTB is asserted, FS0B is asserted but PGOOD may not be asserted.
- FS0B has priority three. If FS0B is asserted, RSTB and PGOOD may not be asserted.

RSTB release is managed by the fail-safe state machine and depends on PGOOD release and ABIST1 execution.

Voltage monitoring assigned to PGOOD and to ABIST1 determines when RSTB is released. This configuration is done by OTP.

31.7.1 PGOOD

PGOOD is an open-drain output that can be connected in the application to the PORB of the MCU. PGOOD requires an external pullup resistor to VDDIO and a filtering capacitor to GND for immunity. An internal pulldown RPD ensures PGOOD low level in Standby and Power down mode. BUCK1, VDDIO, VMONx can be assigned to PGOOD by OTP.

PGOOD is asserted low by the FS_LOGIC when any of the assigned regulators are in undervoltage or overvoltage. When PGOOD is asserted low, RSTB and FS0B are also asserted low. An internal pullup on the gate of the low-side MOS ensures a PGOOD low level in case of FS_LOGIC failure.




Table 126. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
PGOOD					
PGOOD _{VIL}	Low-level input voltage threshold	1.0	_	_	V
PGOOD _{VIH}	High-level input voltage threshold	_	_	2.0	V
PGOOD _{HYST}	Input voltage hysteresis	100	_	_	mV
PGOOD _{VOL}	Low level output voltage (I = 2.0 mA)	_	_	0.5	V
PGOOD _{RPD}	Internal pulldown resistor	200	400	800	kΩ
PGOOD _{ILIM}	Current limitation	4.0	_	20	mA
PGOOD _{TFB}	Feedback filtering time	8.0	_	15	μs

31.7.2 RSTB

RSTB is an open-drain output that can be connected in the application to the RESET of the MCU. RSTB requires an external pullup resistor to VDDIO and a filtering capacitor to GND for immunity. An internal pulldown RPD ensures an RSTB low level in Standby and Power down mode. RSTB assertion depends on the device configuration during INIT_FS phase. When RSTB is asserted low, FS0B is also asserted low. An internal pullup on the gate of the low-side MOS ensures an RSTB low level in case of FS_LOGIC failure. When RSTB is stuck low for more than RSTB $_{TRS}$, the device transitions into DEEP-FS mode.




Table 127. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
RSTB					
RSTB _{VIL}	Low-level input voltage threshold	1.0	_	_	V
RSTB _{VIH}	High-level input voltage threshold	_	_	2.0	V
RSTB _{HYST}	Input voltage hysteresis	100	_	_	mV
RSTB _{VOL}	Low-level output voltage (I = 2.0 mA)	_	_	0.5	V
RSTB _{RPB}	Internal pulldown resistor	200	400	800	kΩ
RSTB _{ILIM}	Current limitation	4.0	_	20	mA
RSTB _{TFB}	Feedback filtering time	8.0	_	15	μs
RSTB _{TSC}	Short to high filtering time	500	_	800	us
RSTB _{TLG}	Long pulse (configurable with RSTB_DUR bit)	9.0	_	11	ms
RSTB _{TST}	Short pulse (configurable with RSTB_DUR bit)	0.9	_	1.1	ms
RSTB _{T8S}	8 second timer	7.0	8.0	9.0	S
RSTB _{TRELEASE}	Time to release RSTB from Wake-up or POR with all regulators started in Slot 0	_	8	_	ms

31.7.3 FS0B

FS0B is an open-drain output that can be used to transition the system into safe state. FS0B requires an external pullup resistor to VDDIO or VSUP, a 10 nF filtering capacitor to GND for immunity when FS0B is a local pin, and an additional RC network when FS0B is a global pin to be robust against ESD GUN and ISO 7637 transient pulses. An internal pulldown RPD ensures an FS0B low level in Standby and Power down mode. FS0B assertion depends on the device configuration during INIT_FS phase. An internal pullup on the gate of the low-side MOS ensures an FS0B low level in case of FS LOGIC failure.




Table 128. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Parameter	Min	Тур	Max	Unit
	1	<u> </u>		<u> </u>
Low-level input voltage threshold	1.0	_	_	V
High-level input voltage threshold	_		2.0	V
Input voltage hysteresis	100	_	_	mV
Low-level output voltage (I = 2.0 mA)	_	_	0.5	V
Internal pulldown resistor	1	2	4	ΜΩ
Current limitation	4.0	_	20	mA
Feedback filtering time	8.0	_	15	μs
Short to high filtering time	500	_	800	μs
	Low-level input voltage threshold High-level input voltage threshold Input voltage hysteresis Low-level output voltage (I = 2.0 mA) Internal pulldown resistor Current limitation Feedback filtering time	Low-level input voltage threshold High-level input voltage threshold Input voltage hysteresis Low-level output voltage (I = 2.0 mA) Internal pulldown resistor Current limitation Feedback filtering time 1.0 4.0	Low-level input voltage threshold High-level input voltage threshold Input voltage hysteresis Low-level output voltage (I = 2.0 mA) Internal pulldown resistor Current limitation Feedback filtering time 1.0 — 4.0 — Feedback filtering time	Low-level input voltage threshold 1.0 — — High-level input voltage threshold — — 2.0 Input voltage hysteresis 100 — — Low-level output voltage (I = 2.0 mA) — — 0.5 Internal pulldown resistor 1 2 4 Current limitation 4.0 — 20 Feedback filtering time 8.0 — 15

31.7.4 FS0B release

When the fail-safe output FS0B is asserted low by the device due to a fault, some conditions must be validated before allowing these pins to be released by the device. These conditions are:

- LBIST_OK = ABIST1_OK = ABIST2_OK = 1
- Fault Error Counter = 0
- RELEASE FS0B register filled with ongoing WD SEED reversed and complemented

Table 129. RELEASE_FS0B register based on WD_SEED value

WD_SEED[23:16]	B23	B22	B21	B20	B19	B18	B17	B16
RELEASE_ FS0B[23:16]	Not(B8)	Not(B9)	Not(B10)	Not(B11)	Not(B12)	Not(B13)	Not(B14)	Not(B15)
WD_SEED[15:8]	B15	B14	B13	B12	B11	B10	B9	B8
RELEASE_ FS0B[15:8]	Not(B16)	Not(B17)	Not(B18)	Not(B19)	Not(B20)	Not(B21)	Not(B22)	Not(B23)

31.8 Built-in self-test (BIST)

31.8.1 Logical BIST

The fail-safe state machine includes a logical built-in self-test (LBIST) to verify the correct functionality of the safety logic monitoring. The LBIST is performed after each POR, or after each wake up from Standby. If an LBIST failure occurs, RSTB and PGOOD are released but FS0B remains stuck low and cannot be released. The flag LBIST_OK is available through SPI for MCU diagnostics. The typical LBIST duration is 4.2 ms and the maximum LBIST duration is 6.0 ms.

31.8.2 Analog BIST

The fail-safe state machine includes two analog built-in self-tests (ABIST) to verify the correct functionality of the safety analog monitoring. ABIST1 is executed automatically

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

after each POR, or after each wake up from Standby. The assignment of which regulator is to be checked during ABIST1 is done by OTP.

ABIST2 is executed after INIT_FS is closed with a good WD refresh and the regulators assigned to ABIST2 in FS_I_OVUV_SAFE_REACTION1 register during INIT_FS are started and have crossed their UV. If an ABIST failure occurs, RSTB and PGOOD are released but FS0B remains stuck low and cannot be released. The flags ABIST1_OK and ABIST2_OK are available through SPI for MCU diagnostics.

Table 130. ABIST coverage

Parameter	Overvoltage	Undervoltage	Short to high	Low speed	High speed	ABIST1	ABIST2
VCOREMON	Х	Х				ОТР	SPI
VDDIO	X	Х				ОТР	SPI
VMONx	X	Х				ОТР	SPI
osc				Х	Х	Х	
V1p6D_FS	Х					Х	
PGOOD			Х			Х	
RSTB			X			Х	
FS0B			Х			Х	

Table 131. ABIST2 execution bit

VCOREMON_ABIST2	VCOREMON BIST executed during ABIST2		
0 (default)	No ABIST2		
1	VCOREMON BIST executed during ABIST2		
Reset condition	POR		

VDDIO_ABIST2	VDDIO BIST executed during ABIST2
0 (default)	No ABIST2
1	VDDIO BIST executed during ABIST2
Reset condition	POR

VMONx_ABIST2	VMONx BIST executed during ABIST2	
0 (default)	No ABIST2	
1	VMONx BIST executed during ABIST2	
Reset condition	POR	

Table 132. Electrical characteristics

 T_A = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.


Symbol	Parameter	Min	Тур	Max	Unit
ABIST					
ABIST1 _{TDUR}	ABIST1 duration MIN with no voltage monitoring assigned by OTP MAX with all voltage monitoring assigned by OTP	0.2	_	1.2	ms
ABIST2 _{TDUR}	ABIST2 duration MIN with no voltage monitoring selected by SPI MAX with all voltage monitoring selected by SPI	0.2	_	1.2	ms

32 Functional description

The fail-safe domain is electrically independent and physically isolated. The fail-safe domain is supplied by its own reference voltages and current, has its own oscillator, has duplicated analog paths to minimize the common-cause failures and has LBIST/ABIST to cover latent faults. The fail-safe domain offers ASIL B compliance depending on the device part number. The fail-safe timings are derived from the fail-safe oscillator with ±10% accuracy, unless otherwise specified.

All fail-safe OTP bits are described in detail in the safety manual.

The fail-safe domain and the dedicated pins are represented in Figure 57:




33 Package information

FS84 QFN48EP package is a QFN (sawn), thermally enhanced wettable flanks, $7 \times 7 \times 0.85$ mm, 0.5 mm pitch, 48 pins.

FS84QFN48EP


All information provided in this document is subject to legal disclaimers.

34 Package outline



H-PQFN-48 I/O 0.1 DIMPLE WETTABLE FLANK 7 X 7 X 0.9 PKG, 0.5 PITCH

SOT619-27(D)



DETAIL G VIEW ROTATED 90' CW



© NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	0 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01528D	0	2

Figure 59. Package outline detail for HPQFN48 - SOT619-27 (D)

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

H-PQFN-48 I/O 0.1 DIMPLE WETTABLE FLANK 7 X 7 X 0.9 PKG, 0.5 PITCH

SOT619-27(D)

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\sqrt{3}$. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP FOR LEAD TO EXPORED PAD SHALL BE 0.2 MM.

6. ANCHORING PADS.



© NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	0 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01528D	0	6


Figure 60. Package outline notes for HPQFN48 - SOT619-27 (D)

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

35 Layout and PCB guidelines

35.1 Landing pad information




THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.



© NXP B.V. ALL RIGHTS RESERVED				0 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01528D	0	3

Figure 61. Solder mask opening pattern

4QFN48EP All information provided in this document is subject to legal disclaimers.



PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.



© NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	0 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01528D	0	4

Figure 62. I/O pads and solderable area

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

<code>H-PQFN-48</code> I/O 0.1 <code>DIMPLE</code> <code>WETTABLE</code> <code>FLANK</code> 7 X 7 X 0.9 <code>PKG</code>, 0.5 <code>PITCH</code> SOT619-27(D) 2X 1.05 (4X 1.8)--(32X 1.25) 0.25 -(8X 1.05) 44X 0.5 (8X 0.875) (4X 0.33)-(96X R) 2X 3.375 - 2X 3.275 2X 1.05 0.25 (4X 1.8) 2X 3.463 4X 3.24 (4X 0.33)-(48X 0.27) **PACKAGE** 3.275 OUTLINE 2X 3.375 4X 3.24 2X 3.463

RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.



© NXP B.V. ALL RIGHTS RESERVED				0 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01528D	0	5

Figure 63. Solder paste stencil


All information provided in this document is subject to legal disclaimers.

35.2 Component selection


- SMPS input and output capacitors must be chosen with low ESR (ceramic or MLCC type of capacitors). X7R ceramic type is preferred. Input decoupling capacitors must be placed as close as possible to the device pin. Output capacitor voltage rating must be selected to be 3x the voltage output value to minimize the DC bias degradation.
- SMPS inductors must be shielded with ISAT higher than maximum inductor peak current.

35.3 VPRE

- Inductor charging and discharging current loops must be designed as small as possible.
- Input decoupling capacitors must be placed close to the high-side drain transistor pin.
- The boot strap capacitor must be placed close to the device pin using wide and short tracks to connect to the external low-side drain transistor.
- PRE_GLS, PRE_GHS and PRE_SW tracks must be wide and short and should not cross any sensitive signal (current sensing, for example).



 PRE_FB used as voltage feedback AND current sense must be connected to R_{SHUNT} and routed as a pair with CSP.




layout as a pair do not cross any noisy signal aaa-039502


- The external transistor thermal shape should be in the range of 25 x 25 mm for optimum Rth.
- See LFPAK56 application note for more details: http://assets.nexperia.com/documents/application-note/AN10874.pdf

35.4 VBUCKx

• Inductor charging and discharging current loops must be designed as small as possible.



- Input decoupling capacitors must be placed close to BUCKx_IN pins.
- BUCK3_FB and BUCK3_INQ pins must be tied to the same capacitor, VPRE or VBOOST output capacitor depending on BUCK3_IN supply selected (in the blue path below). On the PCB, the coil is parasitic from tracks. In the package, the coil is parasitic from the bonding.



36 EMC compliance

The FS84 QFN48EP EMC performance is verified against BISS generic IC EMC test specification version 2.0 from 07.2012 and FMC1278 electromagnetic compatibility specification for electrical/electronic components and subsystems from 2016 with the following specific conditions:

- Conducted emission: IEC 61967-4
 - Global pins: VBAT (Vsup), WAKE1/2, FS0B, 150 Ohm method, 12-M level
 - Local pins: VPRE, BUCK1/3, LDO1/2, VBOOST, 150 Ohm method, 10-K level
- Conducted immunity: IEC 62132-4
 - Global pins: VBAT (Vsup), 36 dBm, Class A (no state change on FS0B, RSTB, PGOOD and all regulators in spec)
 - Global pins: WAKE1, WAKE2, FS0B, 30 dBm, Class A (no state change on FS0B, RSTB, PGOOD and all regulators in spec)
 - Local pins: RSTB, PGOOD, VDDIO, VDDFIN, VBOS, 12 dBm, Class A (no state change on FS0B, RSTB, PGOOD and all regulators in spec)
 - Supply pins: VPRE, BUCK1/3, LDO1/2, 12 dBm, Class A (no state change on FS0B, RSTB, PGOOD and all regulators in spec)

Table 133. Regulators setup for the EMC tests

	Output voltage	3.3 V
VPRE	Switching frequency	455 kHz
	Output current	3 A
	Output voltage	1.25 V
BUCK1	Switching frequency	2.22 MHz
	Output current	1.2 A
	Output voltage	2.3 V
BUCK3	Switching frequency	2.22 MHz
	Output current	1.2 A
	Output voltage	5 V
BOOST	Switching frequency	2.22 MHz
	Output current	275 mA

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

Table 133. Regulators setup for the EMC tests...continued

The state of the s						
LDO1	Output voltage	2.5 V				
LDOT	Output current	75 mA				
LDO2	Output voltage	1.1 V				
LDOZ	Output current	200 mA				

37 Revision history

Table 134. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
FS84QFN48EP v.3.1	20230120	Product data sheet	202301002I	FS84QFN48EP v.3	
Modifications	Table 3 Added MFS8412AMBP8ES column Added row titled "VPRE mode " after "Turn OFF delay" Replaced "tbd" values with "00000001" in row "Device ID" Table 4 Added MFS8412AMBP8ES column Global editing for grammar and style				
FS84QFN48EP v.3	20210729	Product data sheet	2021070231	FS84QFN48EP v.2	
Modifications	<u>Table 2</u> : Added MFS8412AMBP8ES				
FS84QFN48EP v.2	20210615	Product data sheet		FS84QFN48EP v.1	
FS84QFN48EP v.1	20201119	Initial data sheet	_	_	

38 Legal information

38.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

38.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

38.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

FS84QFN48EP

All information provided in this document is subject to legal disclaimers.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) -This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

38.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

SafeAssure — is a trademark of NXP B.V.

Tables

Tab. 3. Main OTP flavors .3 Tab. 4. FSI_SAFE_INPUTS register bit description .5 Tab. 5. Fail-safe OTP flavors .5 Tab. 5. FSI_ISSM register bit allocation .33 Tab. 6. Connection of unused pins .10 Tab. 5. FSI_ISSM register bit allocation .33 Tab. 7. FSI_ISSM register bit allocation .55 FSI_ISSM register bit allocation .55 Tab. 7. FSI_ISSM register bit allocation .55 FSI_ISSM register bit allocation .55 Tab. 7. FSI_ISSM register bit allocation .55 FSI_ISSM register bit allocation .55 Tab. 8. Themail ratings .13 .30 .55 FSI_ISSM register bit allocation .55 Tab. 18. Marmar ratings .13 .13 .50 .55 MD VINDOW register bit allocation .55 Tab. 6. .55 MD VINDOW register bit description .56 Tab. 6. FSI_MD_ANSWER register bit allocation .50 Tab. 6. FSI_MD_ANSWER register bit allocation .50 Tab. 6. FSI_MD_ANSWER register bit description .50 Tab. 6.	Tab. 1.	Device options	2	Tab. 53.	FS_I_SAFE_INPUTS register bit allocation	52
Tab. 3. Main OTP flavors .5 Tab. 5. 5.5 Jab. 5. Fisuate See OTP flavors .5 Tab. 5. Pin description .8 Tab. 5. Pin description .8 Tab. 5. Pin description .3 Tab. 7. Maximum ratings 12 Tab. 5. FS_LPSW register bit description .5 Tab. 7. Maximum ratings 12 Tab. 58. FS_LPSW pownDOW register bit description .55 Tab. 8. Thermal ratings 13 Tab. 59. FS_WD WINDOW register bit allocation .55 Tab. 9. Electrical characteristics .9 Tab. 60. FS_WD WINDOW register bit allocation .55 Tab. 11. Main reading registers overview .26 Tab. 62. FS_WD ANSWER register bit allocation .56 Tab. 12. Malo PLAG register bit allocation .29 Tab. 64. FS_WD ANSWER register bit allocation .56 Tab. 14. MFLAG register bit allocation .29 Tab. 65. FS_WD WINDOW register bit allocation .57 Tab. 15. MODDE register bit allocation .29 Tab. 65.						
Tab. 5. Fail-safe OTP flavors .5 Tab. 5. FS_I_FSSM register bit allocation .5 Tab. 5. Connection of unused pins .10 Tab. 5. FS_I_FSSM register bit allocation .54 Tab. 7. Assimum ratings .12 Tab. 58 FS_I_SVS register bit allocation .55 Tab. 8. Thermal ratings .13 Tab. 59 FS_I_WD_WINDOW register bit description .55 Tab. 9. Electrical characteristics .20 Tab. 60. FS_WD_WINDOW register bit description .55 Tab. 10. Electrical characteristics .20 Tab. 60. FS_WD_WINDOW register bit description .56 Tab. 10. Min reading registers overview .27 Tab. 60. FS_WD_MSWER register bit allocation .56 Tab. 11. Min reading registers overview .27 Tab. 61. FS_WD_ANSWER register bit allocation .57 Tab. 21. Min register bit description .29 Tab. 61. MoDDE register bit description .29 Tab. 61. FS_WD_ANSWER register bit allocation .57 Tab. 22. M. ERG_CTRL1 register bit allocation </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>53</td>						53
Tab. 6. Connection of unused pins 10 Tab. 57. S] _SVS register bit description 53 Tab. 7. Maximum ratings 12 Tab. 8. FS _SVS register bit description 55 Tab. 8. Thermal ratings 13 Tab. 58 FS _SVS register bit description 55 Tab. 9. Electrical characteristics 14 Tab. 60. FS _WD _WINDOW register bit description 55 Tab. 10. Electrical characteristics 14 Tab. 60. FS _WD _WINDOW register bit description 55 Tab. 10. Electrical characteristics 14 Tab. 60. FS _WD _WINDOW register bit description 55 Tab. 17 Main reading registers overview 27 Tab. 61. FS _WD _SEED register bit description 55 Tab. 18 Main reading registers overview 27 Tab. 63. FS _WD _ANSWER register bit description 56 Tab. 19 Main reading registers overview 27 Tab. 63. FS _WD _ANSWER register bit description 56 Tab. 19 Mark LAG register bit allocation 29 Tab. 16 M _MODE register bit allocation 29 Tab. 16 M _MODE register bit description 30 Tab. 18 M _REG_CTRL1 register bit description 30 Tab. 19 M _REG_CTRL1 register bit description 30 Tab. 19 M _REG_CTRL2 register bit allocation 30 Tab. 10 M _REG_CTRL2 register bit allocation 30 Tab. 20 M _REG_CTRL2 register bit allocation 30 Tab. 21 M _AMUX register bit allocation 30 Tab. 22 M _AMUX register bit allocation 30 Tab. 23 M _CLOCK register bit allocation 30 Tab. 24 M _NOWN REG register bit allocation 30 Tab. 25 M _NOWN REG register bit allocation 30 Tab. 26 M _NOWN REG register bit allocation 30 Tab. 27 M _NOWN REG register bit allocation 30 Tab. 28 M _NOWN REG register bit description 30 Tab. 29 M _REG_CTRL2 register bit description 30 Tab. 30 M _NOWN REG register bit description 30				Tab 55		
Tab. 6. Connection of unused pins. 10 Tab. 57 FS_I_SVS register bit allocation 54 Tab. 7. Maximum ratings 12 Tab. 58 FS_I_SVS register bit allocation 55 Tab. 8. Thermal ratings 13 Tab. 59 FS_WD_WINDOW register bit allocation 55 Tab. 10. Electrical characteristics 14 Tab. 60. FS_WD_WINDOW register bit allocation 55 Tab. 10. Electrical characteristics 20 Tab. 61 FS_WD_WINDOW register bit allocation 55 Tab. 10. Electrical characteristics 20 Tab. 61 FS_WD_SEED register bit allocation 55 Tab. 11. Main writing registers overview 27 Tab. 63 FS_WD_ANSWER register bit allocation 56 Tab. 12. Main reading registers overview 27 Tab. 63 FS_WD_ANSWER register bit allocation 56 Tab. 13. M_FLAG register bit description 29 Tab. 14. M_FLAG register bit description 29 Tab. 15. M_MODE register bit description 29 Tab. 16. M_MODE register bit description 29 Tab. 17. M_REG_CTRL1 register bit allocation 30 Tab. 18. M_REG_CTRL2 register bit allocation 30 Tab. 19. M_REG_CTRL2 register bit allocation 31 Tab. 20. M_REG_CTRL2 register bit description 32 Tab. 21. M_AMUX register bit allocation 33 Tab. 22. M_CLOCK register bit description 34 Tab. 23. M_CLOCK register bit description 34 Tab. 24. M_CLOCK register bit description 34 Tab. 25. M_INT_MASK1 register bit description 37 Tab. 26. M_INT_MASK1 register bit allocation 37 Tab. 27. M_INT_MASK2 register bit description 37 Tab. 28. M_INT_MASK2 register bit description 37 Tab. 29. M_FLAG1 register bit allocation 39 Tab. 30. M_FLAG1 register bit allocation 39 Tab. 30. M_FLAG1 register bit allocation 39 Tab. 31. M_FLAG2 register bit allocation 40 Tab. 39. M_FLAG2 register bit allocation 40 Tab. 30. M_FLAG2 register bit allocation 40 Tab. 30. M_FLAG3						
Tab. 8. Thermal ratings 12 Tab. 8. FS SVS register bit description 55 Tab. 9. Electrical characteristics 14 Tab. 60 FS WD WINDOW register bit allocation 55 Tab. 9. Electrical characteristics 20 Tab. 61 FS WD SEED register bit allocation 55 Tab. 11. Main writing registers overview 26 Tab. 62 FS WD SEED register bit description 56 Tab. 11. Main writing registers overview 27 Tab. 62 FS WD SEED register bit description 56 Tab. 13. M. FLAG register bit allocation 27 Tab. 13. M. FLAG register bit allocation 27 Tab. 14. M. FLAG register bit allocation 29 Tab. 15. M. MODE register bit allocation 29 Tab. 15. M. MODE register bit description 30 Tab. 18. M. REG CTRL1 register bit description 30 Tab. 18. M. REG CTRL1 register bit description 30 Tab. 19. M. REG CTRL2 register bit description 30 Tab. 19. M. REG CTRL2 register bit description 30 Tab. 19. M. REG CTRL2 register bit description 31 Tab. 67. FS RELEASE FS0B register bit description 32 Tab. 20 M. REG CTRL2 register bit description 34 Tab. 27. M. AMUX register bit description 34 Tab. 28. M. CLOCK register bit description 34 Tab. 28. M. CLOCK register bit description 34 Tab. 29. M. AMUX register bit description 35 Tab. 29. M. TAMSX1 register bit description 34 Tab. 29. M. FLAG1 register bit allocation 35 Tab. 29. M. FLAG1 register bit description 34 Tab. 29. M. FLAG1 register bit description 35 Tab. 29. M. FLAG1 register bit description 35 Tab. 30. M. PLAG2 register bit allocation 37 Tab. 28. M. INT MASX1 register bit description 39 Tab. 30. M. PLAG1 register bit descr						
Tab. 9. Electrical characteristics 14 Tab. 9. Electrical characteristics 14 Tab. 6. FS_WD_WINDOW register bit allocation 56 Tab. 10. Electrical characteristics 20 Tab. 61. FS_WD_SEED register bit allocation 56 Tab. 11. Main reading registers overview 27 Tab. 62. FS_WD_ANSWER register bit allocation 56 Tab. 13. M_ELAG register bit description 28 Tab. 64. FS_WD_ANSWER register bit allocation 56 Tab. 14. M_ELAG register bit description 29 Tab. 16. M MODE register bit description 29 Tab. 15. M_MODE register bit allocation 30 Tab. 16. M REG_CTRL1 register bit description 30 Tab. 19. M_REG_CTRL1 register bit description 32 Tab. 68. FS_RELEASE_FSOB register bit description 59 Tab. 20. M_REG_CTRL1 register bit description 32 Tab. 68. FS_RELEASE_FSOB register bit description 59 Tab. 21. M_AMUX register bit allocation 33 Tab. 69. FS_SAFE_IOS register bit description 59 Tab. 22. <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
Tab. 9. Electrical characteristics 14 Tab. 01. Fis. WD_WINDOW register bit discorption 56 Tab. 11. Main writing registers overview 26 Tab. 62. FS_WD_SEED register bit allocation 56 Tab. 12. Main reading registers overview 27 Tab. 63. FS_WD_ANSWER register bit description 56 Tab. 13. M_FLAG register bit allocation 29 Tab. 64. FS_WD_ANSWER register bit description 56 Tab. 14. M_FLAG register bit description 29 Tab. 68. FS_WD_ANSWER register bit description 56 Tab. 15. M_MODE register bit allocation 29 Tab. 68. FS_OVUVREG_STATUS register bit allocation 30 Tab. 19. M_REG_CTRL1 register bit description 31 Tab. 67. FS_RELEASE_FSOB register bit description 57 Tab. 29. M_AMUX register bit description 32 Tab. 68. FS_RELEASE_FSOB register bit allocation 58 Tab. 29. M_AMUX register bit description 34 Tab. 79. FS_AFE_IOS register bit description 35 Tab. 29. M_EAMUX register bit description 34						
Tab. 10. Electrical characteristics						
Tab. 1. Main writing registers overview. 26 Tab. 62. FS WD. SEED register bit description. 56 Tab. 13. M_FLAG register bit allocation. 27 Tab. 63. FS_WD_ANSWER register bit allocation. 56 Tab. 14. M_FLAG register bit allocation. 28 Tab. 15. M_MODE register bit allocation. 29 Tab. 16. M_MODE register bit allocation. 29 Tab. 16. M_MODE register bit allocation. 29 Tab. 17. M_REG_CTRL1 register bit allocation. 30 Tab. 18. M_REG_CTRL1 register bit allocation. 30 Tab. 18. M_REG_CTRL2 register bit allocation. 30 Tab. 18. M_REG_CTRL2 register bit description. 31 Tab. 67. FS_RELEASE_FSOB register bit allocation. 32 Tab. 20 M_REG_CTRL2 register bit description. 32 Tab. 21. M_AMUX register bit description. 33 Tab. 26. M_AMUX register bit description. 34 Tab. 27. M_AMUX register bit description. 34 Tab. 28. M_CLOCK register bit allocation. 34 Tab. 29. M_LOCK register bit allocation. 35 Tab. 28. M_INT_MASK1 register bit allocation. 35 Tab. 26. M_INT_MASK2 register bit allocation. 35 Tab. 27. M_INT_MASK2 register bit allocation. 36 Tab. 27. M_INT_MASK2 register bit allocation. 37 Tab. 76. FS_STATES register bit description. 36 Tab. 29. M_LAG1 register bit allocation. 37 Tab. 76. FS_STATES register bit description. 36 Tab. 30. M_FLAG1 register bit allocation. 37 Tab. 78. MAINT_MASK2 register bit allocation. 38 Tab. 79. MAINT_MASK2 register bit allocation. 39 Tab. 79. FS_STATES register bit description. 39 Tab. 79. FS_STATES register bit description. 40 Tab. 30. M_FLAG2 register bit allocation. 40 Tab. 30. M_FLAG3 register bit allocation. 40						
Tab. 12. Main reading registers overview 27 Tab. 63. FS_WD_ANSWER register bit allocation 56 Tab. 13. M_FLAG register bit description 28 Tab. 64. FS_WD_ANSWER register bit description 56 Tab. 15. M_MODE register bit description 29 Tab. 65. FS_OVUVREG_STATUS register bit description 57 Tab. 16. M_REG_CTRL1 register bit description 30 Tab. 66. FS_OVUVREG_STATUS register bit description 58 Tab. 18. M_REG_CTRL1 register bit description 31 Tab. 67. FS_RELEASE_FS0B register bit description 58 Tab. 19. M_REG_CTRL2 register bit description 32 Tab. 68. FS_RELEASE_FS0B register bit description 59 Tab. 20. M_REG_CTRL2 register bit description 31 Tab. 68. FS_RELEASE_FS0B register bit description 59 Tab. 21. M_AMUX register bit description 34 Tab. 70. FS_SAFE_LOS register bit description 59 Tab. 22. M_AMUX register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit description 61 Tab. 75. FS_SATE_LOS register bit description					·	
Tab. 13. M_FLAG register bit allocation 27 Tab. 64. FS_WD_ANSWER register bit description 56 Tab. 15. M_MDDE register bit description 29 Tab. 15. M_MODE register bit description 29 Tab. 16. M_MODE register bit description 30 Tab. 66. FS_OVUVREG_STATUS register bit allocation 57 Tab. 17. M_REG_CTRL1 register bit description 31 Tab. 67. FS_RELEASE_FS0B register bit allocation 58 Tab. 20. M_REG_CTRL2 register bit description 32 Tab. 67. FS_RELEASE_FS0B register bit allocation 58 Tab. 20. M_REG_CTRL2 register bit description 32 Tab. 69. FS_SAFE_IOS register bit allocation 59 Tab. 21. M_AMUX register bit description 34 Tab. 79. FS_SAFE_IOS register bit allocation 59 Tab. 22. M_AMUX register bit description 34 Tab. 79. FS_SAFE_IOS register bit description 59 Tab. 23. M_CLOCK register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit allocation 30 Tab. 25. M_INT_MASK register bit description						
Tab. 15. M_FLAG register bit description 28 Tab. 55. S_OVÜVREG_STATUS register bit allocation 57 Tab. 16. M_MODE register bit description 29 Tab. 66. FS_OVÜVREG_STATUS register bit allocation 57 Tab. 17. M_REG_CTRL1 register bit description 30 Tab. 67. FS_RELEASE_FS0B register bit allocation 58 Tab. 18. M_REG_CTRL2 register bit description 32 Tab. 67. FS_RELEASE_FS0B register bit allocation 59 Tab. 20. M_AMUX register bit allocation 32 Tab. 68. FS_RELEASE_FS0B register bit allocation 59 Tab. 21. M_AMUX register bit allocation 34 Tab. 70. FS_SAFE_IOS register bit allocation 59 Tab. 22. M_AMUX register bit allocation 34 Tab. 70. FS_SAFE_IOS register bit allocation 59 Tab. 23. M_CLOCK register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit allocation 36 Tab. 25. M.INT_MASK1 register bit allocation 37 Tab. 72. FS_INTB_MASK register bit allocation 36 Tab. 26. M.INT_MASK2 register bit description						
Tab. 15. M_MODE register bit allocation 29 allocation .57 Tab. 17. M_REG_CTRL1 register bit allocation .30 .30 .30 .57 .31 .31 .30 .31 .30 .31 .30 .31 .30 .31 .30 <						56
Tab. 16. M_MODE register bit description				1ab. 65.		
Tab. 17. M. REG_CTRL1 register bit allocation 30 description 57 Tab. 18. M. REG_CTRL2 register bit description 31 Tab. 68. FS_RELEASE_FS0B register bit allocation 58 Tab. 20. M. REG_CTRL2 register bit description 32 Tab. 68. FS_RELEASE_FS0B register bit allocation 59 Tab. 21. M. AMUX register bit description 34 Tab. 70. FS_SAFE_IOS register bit allocation 59 Tab. 22. M. AMUX register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit allocation 69 Tab. 23. M. CLOCK register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit allocation 61 Tab. 24. M. CLOCK register bit description 35 Tab. 73. FS_DIAG_SAFETY register bit allocation 61 Tab. 25. M. INT_MASK1 register bit description 35 Tab. 73. FS_INTB_MASK register bit allocation 63 Tab. 28. M. INT_MASK2 register bit description 37 Tab. 76. FS_STATES register bit allocation 64 Tab. 29. M. FLAG1 register bit description 36 Tab. 77.						57
Tab. 18. M. REG_CTRL1 register bit description 31 Tab. 67. FS_RELEASE_FSOB register bit allocation 32 Tab. 20. M. REG_CTRL2 register bit description 32 Tab. 20. M. REG_CTRL2 register bit description 32 Tab. 68. FS_RELEASE_FSOB register bit description 34 Tab. 70. FS_SAFE_IOS register bit allocation 59 Tab. 21. M. AMUX register bit description 34 Tab. 70. FS_SAFE_IOS register bit allocation 59 Tab. 23. M_CLOCK register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit description 61 Tab. 24. M. CLOCK register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit description 61 Tab. 25. M. INT_MASK1 register bit allocation 35 Tab. 73. FS_INTB_MASK register bit allocation 63 Tab. 26. M. INT_MASK1 register bit allocation 35 Tab. 74. FS_INTB_MASK register bit allocation 63 Tab. 27. M. INT_MASK2 register bit description 37 Tab. 75. FS_STATES register bit allocation 64 Tab. 28. M. INT_MASK2 register bit description 37 Tab. 76. FS_STATES register bit description 64 Tab. 29. M. FLAG1 register bit allocation 38 Tab. 77. Main OTP_REGISTERS 66 Tab. 31. M_FLAG2 register bit allocation 40 Tab. 80. Fail-safe OTP_REGISTERS 74. Tab. 32. M. FLAG2 register bit allocation 40 Tab. 80. Fail-safe OTP_REGISTERS 74. Tab. 33. M_VMON_REGX register bit allocation 40 Tab. 80. Fail-safe OTP_REGISTERS 74. Tab. 31. M. MMON_REGX register bit allocation 40 Tab. 80. Fail-safe OTP_REGISTERS 74. Tab. 31. M. MMON_REGX register bit allocation 40 Tab. 80. Fail-safe OTP_REGISTERS 74. Tab. 31. M. MMON_REGX register bit allocation 40 Tab. 80. Fail-safe OTP_REGISTERS 74. Tab. 31. M. MMON_REGX register bit allocation 40 Tab. 80. Fail-safe OTP_REGISTERS 74. Tab. 81. Sectorial characteristics 88. Tab. 35. M_LVB1_SVS register bit allocation 44 Tab. 82. Electrical characteristics 101 Tab. 80. M_MEMORY1 register bit description 45 Tab. 81. Electrical characteristics 101 Tab. 80. M_MEMORY1 register bit description 45 Tab. 81. Electrical characteristics 110 Tab. 40. M_MEMORY1 register bit allocation 49 Tab. 81. Electrical characteristics 111 Tab. 41. M_D				lab. 66.		
Tab. 19. M. REG_CTRL2 register bit allocation						
Tab. 20. M_REG_CTRL2 register bit description 32 description 59 Tab. 21. M_AMUX register bit allocation 33 Tab. 69. FS_SAFE_IOS register bit description 59 Tab. 22. M_AMUX register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit description 59 Tab. 23. M_CLOCK register bit description 34 Tab. 71. FS_DIAG_SAFETY register bit description 61 Tab. 25. M_INT_MASK1 register bit allocation 35 Tab. 73. FS_INTB_MASK register bit description 63 Tab. 26. M_INT_MASK2 register bit allocation 37 Tab. 73. FS_INTB_MASK register bit description 63 Tab. 27. M_INT_MASK2 register bit allocation 37 Tab. 75. FS_STATES register bit description 64 Tab. 28. M_INT_MASK2 register bit allocation 37 Tab. 76. FS_STATES register bit description 64 Tab. 29. M_FLAG1 register bit allocation 39 Tab. 77. Main OTP bit description 66 Tab. 31. M_FLAG2 register bit allocation 40 Tab. 79. Fail-safe OTP						58
Tab. 21. M_AMUX register bit allocation .33 Tab. 69. FS_SAFE_IOS register bit allocation .59 Tab. 22. M_AMUX register bit description .34 Tab. 70. FS_SAFE_IOS register bit allocation .59 Tab. 23. M_CLOCK register bit description .34 Tab. 71. FS_DIAG_SAFETY register bit description .61 Tab. 25. M_INT_MASK1 register bit description .35 Tab. 73. FS_INTB_MASK register bit description .61 Tab. 26. M_INT_MASK2 register bit description .35 Tab. 73. FS_INTB_MASK register bit description .63 Tab. 27. M_INT_MASK2 register bit description .37 Tab. 76. FS_SATES register bit description .64 Tab. 28. M_INT_MASK2 register bit description .37 Tab. 76. FS_SATES register bit description .64 Tab. 29. M_ELAG1 register bit description .39 Tab. 76. FS_SATES register bit description .66 Tab. 30. M_FLAG2 register bit description .40 Tab. 78. Main OTP REGISTERS .66 Tab. 31. M_FLAG2 register bit description .40 </td <td></td> <td>M_REG_CTRL2 register bit allocation</td> <td> 32</td> <td>Tab. 68.</td> <td>FS_RELEASE_FS0B register bit</td> <td></td>		M_REG_CTRL2 register bit allocation	32	Tab. 68.	FS_RELEASE_FS0B register bit	
Tab. 22. M_AMUX register bit description .34 Tab. 70. FS_SAFE_IOS register bit description .56 Tab. 23. M_CLOCK register bit allocation .34 Tab. 71. FS_DIAG_SAFETY register bit allocation .61 Tab. 24. M_CLOCK register bit description .34 Tab. 72. FS_DIAG_SAFETY register bit description .61 Tab. 25. M_INT_MASK1 register bit allocation .35 Tab. 73. FS_INTB_MASK register bit allocation .63 Tab. 26. M_INT_MASK2 register bit allocation .37 Tab. 74. FS_INTB_MASK register bit allocation .63 Tab. 27. M_INT_MASK2 register bit allocation .37 Tab. 75. FS_STATES register bit allocation .64 Tab. 28. M_INT_MASK2 register bit allocation .37 Tab. 76. FS_STATES register bit description .64 Tab. 30. M_FLAG1 register bit allocation .39 Tab. 77. Main OTP_REGISTERS .66 Tab. 31. M_FLAG2 register bit allocation .40 Tab. 79. Fail-safe OTP_REGISTERS .74 Tab. 32. M_FLAG2 register bit description .40 Tab. 80. Fail-safe OTP bit description .75 Tab. 33. M_VMON_REGX register bit description .42 Tab. 80. Fail-safe OTP bit description .75 Tab. 34. M_VMON_PEGX register bit descripti	Tab. 20.					
Tab 23. M_CLOCK register bit allocation 34 Tab. 71. FS_DIAG_SAFETY register bit allocation 61 Tab. 24. M_CLOCK register bit description 34 Tab. 72. FS_DIAG_SAFETY register bit allocation 61 Tab. 25. M_INT_MASK1 register bit description 35 Tab. 73. FS_INTB_MASK register bit allocation 63 Tab. 26. M_INT_MASK2 register bit description 37 Tab. 74. FS_INTB_MASK register bit description 64 Tab. 27. M_INT_MASK2 register bit description 37 Tab. 75. FS_STATES register bit description 64 Tab. 29. M_FLAG1 register bit description 38 Tab. 76. FS_STATES register bit description 66 Tab. 30. M_FLAG2 register bit description 40 Tab. 78. Main OTP Description 66 Tab. 31. M_FLAG2 register bit description 40 Tab. 79. Fall-safe OTP P. EGISTERS 74 Tab. 32. M_FLAG2 register bit allocation 42 Tab. 80. Fall-safe OTP D. Bit description 75 Tab. 33. M_VMON_REGX register bit allocation 44 Tab. 81. </td <td>Tab. 21.</td> <td>M_AMUX register bit allocation</td> <td>33</td> <td>Tab. 69.</td> <td>FS_SAFE_IOS register bit allocation</td> <td> 59</td>	Tab. 21.	M_AMUX register bit allocation	33	Tab. 69.	FS_SAFE_IOS register bit allocation	59
Tab. 24. M_CLOCK register bit description	Tab. 22.	M_AMUX register bit description	34	Tab. 70.	FS_SAFE_IOS register bit description	59
Tab. 25. M_INT_MASK1 register bit allocation	Tab. 23.	M_CLOCK register bit allocation	34	Tab. 71.	FS_DIAG_SAFETY register bit allocation	61
Tab. 26. M_INT_MASK1 register bit description 35 Tab. 27. M_INT_MASK2 register bit description 37 Tab. 75. FS_STATES register bit description 64 Tab. 28. M_INT_MASK2 register bit description 37 Tab. 75. FS_STATES register bit description 64 Tab. 29. M_FLAG1 register bit description 39 Tab. 77. Main OTP_REGISTERS 66 Tab. 30. M_FLAG1 register bit description 40 Tab. 31. M_FLAG2 register bit description 40 Tab. 32. M_FLAG2 register bit description 40 Tab. 33. M_VMON_REGX register bit description 40 Tab. 34. M_VMON_REGX register bit description 42 Tab. 35. M_LVB1_SVS register bit description 44 Tab. 36. M_LVB1_SVS register bit description 44 Tab. 36. M_LVB1_SVS register bit description 44 Tab. 38. Output current capability 94 Tab. 39. M_MEMORY0 register bit description 45 Tab. 39. M_MEMORY0 register bit description 45 Tab. 39. M_MEMORY1 register bit description 45 Tab. 40. M_MEMORY1 register bit description 45 Tab. 41. M_DEVICEID register bit allocation 45 Tab. 42. M_DEVICEID register bit allocation 45 Tab. 43. Fail-safe reading registers overview 47 Tab. 44. Fail-safe reading registers overview 47 Tab. 45. FS_GRL_FLAGS register bit allocation 49 Tab. 46. FS_GRL_FLAGS register bit allocation 49 Tab. 47. FS_LOVUV_SAFE_REACTION1 register bit allocation 49 Tab. 48. FS_LOVUV_SAFE_REACTION1 register bit allocation 49 Tab. 49. FS_LOVUV_SAFE_REACTION1 register bit description 49 Tab. 40. FS_LOVUV_SAFE_REACTION1 register bit allocation 49 Tab. 41. FS_LOVUV_SAFE_REACTION2 register bit description 49 Tab. 42. FS_LOVUV_SAFE_REACTION2 register bit allocation 49 Tab. 45. FS_LOVUV_SAFE_REACTION2 register bit description 49 Tab. 50. FS_LOVUV_SAFE_REACTION2 register 51 Tab. 51. FS_LOVUV_SAFE_REACTION2 register 51 Tab. 51. FS_LOVUV_SAFE_REACTION2 register 51 Tab. 51. Tab. 51. CRC results examples 124 Tab. 51. Tab. 51. CRC results examples 124 Tab. 51. Tab. 51. Tab. 51. CRC results examples 124 Tab. 51. Tab.	Tab. 24.	M_CLOCK register bit description	34	Tab. 72.	FS_DIAG_SAFETY register bit description .	61
Tab. 27. M_INT_MASK2 register bit allocation	Tab. 25.	M_INT_MASK1 register bit allocation	35	Tab. 73.	FS_INTB_MASK register bit allocation	63
Tab. 27. M_INT_MASK2 register bit allocation	Tab. 26.	M INT MASK1 register bit description	35	Tab. 74.	FS INTB MASK register bit description	63
Tab. 28. M_INT_MASK2 register bit description 37 Tab. 76. FS_STATES register bit description 64 Tab. 29. M_FLAG1 register bit allocation 38 Tab. 77. Main OTP_REGISTERS 66 Tab. 30. M_FLAG2 register bit allocation 40 Tab. 78. Main OTP bit description 66 Tab. 31. M_FLAG2 register bit allocation 40 Tab. 79. Fail-safe OTP_REGISTERS 74 Tab. 32. M_FLAG2 register bit description 40 Tab. 79. Fail-safe OTP_REGISTERS 74 Tab. 33. M_VMON_REGx register bit allocation 42 Tab. 80. Fail-safe OTP_Dit description 75 Tab. 33. M_VMON_REGx register bit allocation 42 Tab. 81. Best of supply electrical characteristics 84 Tab. 34. M_VMON_REGx register bit allocation 44 Tab. 83. Output current capability 94 Tab. 36. M_LVB1_SVS register bit allocation 44 Tab. 83. Output current capability 94 Tab. 36. M_LVB1_SVS register bit allocation 44 Tab. 83. Output current capability 94 Tab. 38. M_MEMORY0 register bit description 45 Tab. 86. Electrical characteristics 98 Tab. 37. M_MEMORY1 register bit allocation 45 Tab. 86. Electrical characteristics 101 Tab. 40. M_MEMORY1 register bit allocation 45 Tab. 87. Electrical characteristics 110 Tab. 40. M_MEMORY1 register bit description 45 Tab. 88. Manual frequency tuning configuration 113 Tab. 41. M_DEVICEID register bit description 45 Tab. 89. FOUT multiplexer selection 114 Tab. 43. Fail-safe reading registers overview 47 Tab. 91. AMUX output selection 116 Tab. 44. Fail-safe reading registers overview 48 Tab. 92. Electrical characteristics 117 Tab. 45. FS_GRL_FLAGS register bit allocation 49 Tab. 94. Electrical characteristics 117 Tab. 95. List of interrupts from fail-safe logic 120 Tab. 97. Electrical characteristics 122 Tab. 97. Electrical charac	Tab. 27.			Tab. 75.		
Tab. 29. M_FLAG1 register bit allocation 38 Tab. 77. Main OTP_REGISTERS 66 Tab. 30. M_FLAG2 register bit description 39 Tab. 78. Main OTP_Bt description 66 Tab. 31. M_FLAG2 register bit description 40 Tab. 79. Fail-safe OTP_REGISTERS .74 Tab. 32. M_FLAG2 register bit description 40 Tab. 80. Fail-safe OTP bit description .75 Tab. 33. M_VMON_REGx register bit allocation 42 Tab. 81. Best of supply electrical characteristics .84 Tab. 34. M_VMON_REGx register bit allocation 44 Tab. 82. Electrical characteristics .88 Tab. 35. M_LVB1_SVS register bit allocation 44 Tab. 83. Output current capability .94 Tab. 36. M_LVB1_SVS register bit allocation 44 Tab. 84. Electrical characteristics .98 Tab. 37. M_MEMORY0 register bit allocation 45 Tab. 86. Electrical characteristics .101 Tab. 40. M_MEMORY1 register bit allocation 45 Tab. 87. Electrical characteristics	Tab. 28.					
Tab. 30. M_FLAG1 register bit description						
Tab. 31. M_FLAG2 register bit allocation 40 Tab. 79. Fail-safe OTP_REGISTERS .74 Tab. 32. M_FLAG2 register bit description .40 Tab. 80. Fail-safe OTP bit description .75 Tab. 33. M_VMON_REGx register bit allocation .42 Tab. 81. Best of supply electrical characteristics .84 Tab. 34. M_VMON_REGx register bit description .43 Tab. 82. Electrical characteristics .88 Tab. 36. M_LVB1_SVS register bit description .44 Tab. 83. Output current capability .94 Tab. 37. M_MEMORY0 register bit description .44 Tab. 84. Electrical characteristics .98 Tab. 37. M_MEMORY0 register bit description .45 Tab. 85. Electrical characteristics .101 Tab. 38. M_MEMORY1 register bit description .45 Tab. 87. Electrical characteristics .101 Tab. 40. M_MEMORY1 register bit description .45 Tab. 87. Electrical characteristics .110 Tab. 41. M_DEVICEID register bit allocation .45 Tab. 89. FO		_				
Tab. 32. M_FLAG2 register bit description						
Tab. 33. M_VMON_REGx register bit allocation						
Tab. 34. M_VMON_REGx register bit description						
Tab. 35. M_LVB1_SVS register bit allocation						
Tab. 36. M_LVB1_SVS register bit description						
Tab. 37. M_MEMORY0 register bit allocation		·				
Tab. 38. M_MEMORY0 register bit description						
Tab. 39. M_MEMORY1 register bit allocation						
Tab. 40.M_MEMORY1 register bit description45Tab. 88.Manual frequency tuning configuration113Tab. 41.M_DEVICEID register bit allocation45Tab. 89.FOUT multiplexer selection114Tab. 42.M_DEVICEID register bit description46Tab. 90.Electrical characteristics114Tab. 43.Fail-safe writing registers overview47Tab. 91.AMUX output selection116Tab. 44.Fail-safe reading registers overview48Tab. 92.Electrical characteristics117Tab. 45.FS_GRL_FLAGS register bit allocation49Tab. 93.Electrical characteristics118Tab. 46.FS_GRL_FLAGS register bit description49Tab. 94.Electrical characteristics119Tab. 47.FS_I_OVUV_SAFE_REACTION1 register bit allocation49Tab. 95.List of interrupts from main logic119Tab. 48.FS_I_OVUV_SAFE_REACTION2 register bit allocation50Tab. 98.Data preparation for CRC encoding (SPI format)123Tab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 100.CRC calculation using XOR124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125						
Tab. 41.M_DEVICEID register bit allocation45Tab. 89.FOUT multiplexer selection114Tab. 42.M_DEVICEID register bit description46Tab. 90.Electrical characteristics114Tab. 43.Fail-safe writing registers overview47Tab. 91.AMUX output selection116Tab. 44.Fail-safe reading registers overview48Tab. 92.Electrical characteristics117Tab. 45.FS_GRL_FLAGS register bit allocation49Tab. 93.Electrical characteristics118Tab. 46.FS_GRL_FLAGS register bit description49Tab. 94.Electrical characteristics119Tab. 47.FS_I_OVUV_SAFE_REACTION1 register bit allocation49Tab. 95.List of interrupts from main logic119Tab. 48.FS_I_OVUV_SAFE_REACTION2 register bit allocation50Tab. 98.Data preparation for CRC encoding (SPI format)123Tab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 99.SPI message arrangement124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 100.CRC calculation using XOR124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125						
Tab. 42.M_DEVICEID register bit description46Tab. 90.Electrical characteristics114Tab. 43.Fail-safe writing registers overview47Tab. 91.AMUX output selection116Tab. 44.Fail-safe reading registers overview48Tab. 92.Electrical characteristics117Tab. 45.FS_GRL_FLAGS register bit allocation49Tab. 93.Electrical characteristics118Tab. 46.FS_GRL_FLAGS register bit description49Tab. 94.Electrical characteristics119Tab. 47.FS_I_OVUV_SAFE_REACTION1 registerTab. 95.List of interrupts from main logic119bit allocation49Tab. 96.List of interrupts from fail-safe logic120Tab. 48.FS_I_OVUV_SAFE_REACTION1 registerTab. 97.Electrical characteristics122bit description50Tab. 98.Data preparation for CRC encoding (SPITab. 49.FS_I_OVUV_SAFE_REACTION2 registerFS_I_OVUV_SAFE_REACTION2 registerTab. 99.SPI message arrangement123Tab. 50.FS_I_OVUV_SAFE_REACTION2 registerTab. 100.CRC calculation using XOR124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 101.CRC results examples124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125						
Tab. 43.Fail-safe writing registers overview47Tab. 91.AMUX output selection116Tab. 44.Fail-safe reading registers overview48Tab. 92.Electrical characteristics117Tab. 45.FS_GRL_FLAGS register bit allocation49Tab. 93.Electrical characteristics118Tab. 46.FS_GRL_FLAGS register bit description49Tab. 94.Electrical characteristics119Tab. 47.FS_I_OVUV_SAFE_REACTION1 registerTab. 95.List of interrupts from main logic119bit allocation49Tab. 96.List of interrupts from fail-safe logic120Tab. 48.FS_I_OVUV_SAFE_REACTION1 registerTab. 97.Electrical characteristics122bit description50Tab. 98.Data preparation for CRC encoding (SPITab. 49.FS_I_OVUV_SAFE_REACTION2 register51Tab. 99.SPI message arrangement123Tab. 50.FS_I_OVUV_SAFE_REACTION2 register51Tab. 100.CRC calculation using XOR124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 101.CRC results examples124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125						
Tab. 44.Fail-safe reading registers overview.48Tab. 92.Electrical characteristics.117Tab. 45.FS_GRL_FLAGS register bit allocation.49Tab. 93.Electrical characteristics.118Tab. 46.FS_GRL_FLAGS register bit description.49Tab. 94.Electrical characteristics.119Tab. 47.FS_I_OVUV_SAFE_REACTION1 register bit allocation.49Tab. 95.List of interrupts from fail-safe logic.120Tab. 48.FS_I_OVUV_SAFE_REACTION1 register bit description.50Tab. 97.Electrical characteristics.122Tab. 49.FS_I_OVUV_SAFE_REACTION2 register bit allocation.50Tab. 98.Data preparation for CRC encoding (SPITab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description.51Tab. 99.SPI message arrangement.123Tab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description.51Tab. 100.CRC calculation using XOR.124Tab. 51.FS_I_WD_CFG register bit allocation.51Tab. 101.CRC results examples.124Tab. 51.FS_I_WD_CFG register bit allocation.51Tab. 102.Electrical characteristics.125						
Tab. 45.FS_GRL_FLAGS register bit allocation49Tab. 93.Electrical characteristics118Tab. 46.FS_GRL_FLAGS register bit description49Tab. 94.Electrical characteristics119Tab. 47.FS_I_OVUV_SAFE_REACTION1 register bit allocation49Tab. 95.List of interrupts from main logic119Tab. 48.FS_I_OVUV_SAFE_REACTION1 register bit description50Tab. 97.Electrical characteristics120Tab. 49.FS_I_OVUV_SAFE_REACTION2 register bit allocation50Tab. 98.Data preparation for CRC encoding (SPITab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 99.SPI message arrangement124Tab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 100.CRC calculation using XOR124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 101.CRC results examples124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125						
Tab. 46.FS_GRL_FLAGS register bit description49Tab. 94.Electrical characteristics119Tab. 47.FS_I_OVUV_SAFE_REACTION1 register bit allocation49Tab. 95.List of interrupts from main logic120Tab. 48.FS_I_OVUV_SAFE_REACTION1 register bit description50Tab. 97.Electrical characteristics122Tab. 49.FS_I_OVUV_SAFE_REACTION2 register bit allocation50Tab. 98.Data preparation for CRC encoding (SPITab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 99.SPI message arrangement124Tab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 100.CRC calculation using XOR124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 101.CRC results examples124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125						
Tab. 47. FS_I_OVUV_SAFE_REACTION1 register bit allocation						
bit allocation			49			
Tab. 48.FS_I_OVUV_SAFE_REACTION1 register bit description50Tab. 97.Electrical characteristics122Tab. 49.FS_I_OVUV_SAFE_REACTION2 register bit allocation51Tab. 98.Data preparation for CRC encoding (SPITab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 99.SPI message arrangement124Tab. 50.FS_I_OVUV_SAFE_REACTION2 register bit description51Tab. 100.CRC calculation using XOR124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 101.CRC results examples124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125	Tab. 47.					
bit description			49		List of interrupts from fail-safe logic	120
Tab. 49. FS_I_OVUV_SAFE_REACTION2 register bit allocation 51 Tab. 99. SPI message arrangement 123 Tab. 50. FS_I_OVUV_SAFE_REACTION2 register bit description 51 Tab. 100. CRC calculation using XOR 124 Tab. 51. FS_I_WD_CFG register bit allocation 51 Tab. 101. CRC results examples 124 Tab. 51. FS_I_WD_CFG register bit allocation 51 Tab. 102. Electrical characteristics 125	Tab. 48.	FS_I_OVUV_SAFE_REACTION1 register		Tab. 97.		122
bit allocation			50	Tab. 98.	Data preparation for CRC encoding (SPI	
Tab. 50.FS_I_OVUV_SAFE_REACTION2 registerTab. 100.CRC calculation using XOR124bit description51Tab. 101.CRC results examples124Tab. 51.FS_I_WD_CFG register bit allocation51Tab. 102.Electrical characteristics125	Tab. 49.	FS_I_OVUV_SAFE_REACTION2 register			format)	123
bit description		bit allocation	51	Tab. 99.	SPI message arrangement	124
bit description	Tab. 50.	FS_I_OVUV_SAFE_REACTION2 register		Tab. 100.	CRC calculation using XOR	124
Tab. 51. FS_I_WD_CFG register bit allocation 51 Tab. 102. Electrical characteristics			51			
-	Tab. 51.					
	Tab. 52.					

FS84QFN48EP

Fail-safe system basis chip with multiple SMPS and LDO

Tab. 103.	Recommended ASIL B vs QM safety			VDDIO error impact configuration	
	features			Electrical characteristics	
	Watchdog window period configuration		Tab. 121.	VMONx error impact configuration	140
Tab. 105.	Watchdog window duty cycle configuration	130	Tab. 122.	Electrical characteristics	141
	Watchdog error counter configuration		Tab. 123.	Fault error counter configuration	141
Tab. 107.	Watchdog refresh counter configuration	132	Tab. 124.	Fault error counter impact configuration	142
Tab. 108.	Watchdog error impact configuration	133	Tab. 125.	Application related fail-safe fault list and	
	Watchdog window in fault recovery			reaction	144
	configuration	133	Tab. 126.	Electrical characteristics	146
Tab. 110.	FCCU pins configuration			Electrical characteristics	
	FCCU12 polarity configuration			Electrical characteristics	
	FCCU12 error impact configuration			RELEASE_FS0B register based on WD_	
	FCCUx polarity configuration			SEED value	148
	FCCUx error impact configuration		Tab. 130.	ABIST coverage	
	Electrical characteristics			ABIST2 execution bit	
	VCOREMON error impact configuration			Electrical characteristics	
	Electrical characteristics			Regulators setup for the EMC tests	
	SVS offset configuration			Revision history	
Figure	es				
Fig. 1.	FS8416 superset device of the family	2	Fig. 34.	AMUX block diagram	116
Fig. 2.	Block diagram		Fig. 35.	Optional 1.8 V ADC use case	
Fig. 3.	Pin configuration		Fig. 36.	Synchronization of two FS84 QFN48EP	
Fig. 4.	Operating range		Fig. 37.	Two FS84 QFN48EP synchronization	. 120
-	Simplified functional state diagram–ASILB	13	1 lg. 57.	timing diagram	121
Fig. 5.	version	15	Eig 20	Synchronization of one FS84 QFN48EP	121
Eig 6		13	Fig. 38.		101
Fig. 6.	Simplified functional state diagram - QM	16	Eig 20	and one external PMIC (PF82)	. 121
Cia 7	version		Fig. 39.	FS84 QFN48EP and one external PMIC	122
Fig. 7.	Power sequencing (VREGx PWR_UP)		F: 40	(PF82) synchronization timing diagram	
Fig. 8.	Power up sequence example		Fig. 40.	CRC encoder example	
Fig. 9.	Debug mode entry		Fig. 41.	SPI timings	
Fig. 10.	Application flow chart		Fig. 42.	Application diagram	126
Fig. 11.	Debug flow chart		Fig. 43.	Simplified application diagram for FS8406 /	407
Fig. 12.	VPRE schematic			MR3003 radar application example	127
Fig. 13.	Type 2 compensation network concept		Fig. 44.	Simplified application diagram for FS8416 /	
Fig. 14.	Phase and gain margin simulation			TEF810X radar application example	
Fig. 15.	Transient response simulation		Fig. 45.	Watchdog error counter configurations	
Fig. 16.	MOSFET gate charge definition		Fig. 46.	Watchdog refresh counter configurations	
Fig. 17.	VPRE theoretical efficiency		Fig. 47.	Fault recovery strategy principle	
Fig. 18.	BOOST schematic		Fig. 48.	FCCU bi-stable protocol	
Fig. 19.	Phase and gain margin simulation		Fig. 49.	SVS principle	
Fig. 20.	Transient response simulation	97	Fig. 50.	VDDIO monitoring principle	
Fig. 21.	BUCK1 schematic		Fig. 51.	VMONx monitoring principle	
Fig. 22.	Phase and gain margin simulation		Fig. 52.	Fault error counter max value = 2 or 6	
Fig. 23.	Transient response simulation	101	Fig. 53.	Fault error counter max value = 8 or 12	. 143
Fig. 24.	BUCK1 theoretical efficiency	103	Fig. 54.	PGOOD pin implementation	145
Fig. 25.	BUCK3 schematic	104	Fig. 55.	RSTB pin implementation	. 146
Fig. 26.	Phase and gain margin simulation	105	Fig. 56.	FS0B pin implementation	147
Fig. 27.	Transient response simulation	106	Fig. 57.	Fail-safe block diagram	150
Fig. 28.	BUCK3 theoretical efficiency	108	Fig. 58.	Package outline for HPQFN48 –	
Fig. 29.	LDO1 block diagram			SOT619-27 (D)	151
Fig. 30.	LDO2 block diagram		Fig. 59.	Package outline detail for HPQFN48 –	
Fig. 31.	Clock management block diagram		-	SOT619-27 (D)	152
Fig. 32.	BUCK1, 3_clk = 2.22 MHz without clock		Fig. 60.	Package outline notes for HPQFN48 –	
-	phase shifting	112	-	SOT619-27 (D)	153
Fig. 33.	BUCK1,3_clk = 2.22 MHz with clock phase		Fig. 61.	Solder mask opening pattern	
•	shifting		Fig. 62.	I/O pads and solderable area	
	-		-		

FS84QFN48EF

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

FS84QFN48EP

Fail-safe system basis chip with multiple SMPS and LDO

Fig. 63. Solder paste stencil156

Contents

1	General description	1	17.5	FS_I_OVUV_SAFE_REACTION2 register	51
2	Features and benefits	1	17.6	FS_I_WD_CFG register	51
3	Simplified application diagram	2	17.7	FS_I_SAFE_INPUTS register	52
4	Ordering information	2	17.8	FS_I_FSSM register	53
4.1	Main OTP flavors		17.9	FS_I_SVS register	54
4.2	Fail-safe OTP flavors	5	17.10	FS_WD_WINDOW register	55
5	Applications	6	17.11	FS_WD_SEED register	
6	Block diagram		17.12	FS_WD_ANSWER register	
7	Pinning information		17.13	FS_OVUVREG_STATUS register	
7.1	Pinning		17.14	FS_RELEASE_FS0B register	
7.2	Pin description		17.15	FS_SAFE_IOs register	
8	Connection of unused pins		17.16	FS_DIAG_SAFETY register	
9	Maximum ratings		17.17	FS_INTB_MASK register	
10	Electrostatic discharge		17.18	FS_STATES register	
10.1	Human body model (JESD22/A114)		18	OTP bits description	
10.2	Charged device model		18.1	Main OTP Overview	
10.2	Discharged contact test		18.2	Main OTP bit description	
11	Operating range		18.3	Fail-safe OTP Overview	
12	Thermal ratings		18.4	Fail-safe OTP bit description	
13	Characteristics		19	Best of supply	
14	Functional description		19.1	Functional description	
14.1		14	19.1	Electrical characteristics	
14.1	Simplified functional state diagram–ASILB	15	19.∠ 20		-
440	version (WD enabled in OTP)	15		High-voltage buck: VPRE	
14.2	Simplified functional state diagram–QM	40	20.1	Functional description	
440	version (WD disabled in OTP)		20.2	Application schematic	
14.3	Main state machine		20.3	Compensation network and stability	
14.4	Fail-safe state machine		20.4	High-voltage buck: Vpre	
14.5	Power sequencing		20.5	VPRE external MOSFETs	
14.6	Debug mode		20.6	VPRE efficiency	
14.7	Flow charts		20.7	VPRE not populated	
14.7.1	Application flow chart		21	Low voltage boost: VBOOST	
14.7.2	Debug flow chart		21.1	Functional description	
15	Register mapping		21.2	Application schematic	
16	Main register mapping		21.3	Compensation network and stability	
16.1	Main writing registers overview		21.4	Electrical characteristics	
16.2	Main reading registers overview	27	21.5	VBOOST not populated	
16.3	M_FLAG register		22	Low voltage buck: BUCK1	
16.4	M_MODE register		22.1	Functional description	
16.5	M_REG_CTRL1 register	30	22.2	Application schematic	
16.6	M_REG_CTRL2 register		22.3	Compensation network and stability	
16.7	M_AMUX register		22.4	Electrical characteristics	
16.8	M_CLOCK register		22.5	BUCK1 efficiency	103
16.9	M_INT_MASK1 register	35	23	Low voltage buck: BUCK3	103
16.10	M_INT_MASK2 register	37	23.1	Functional description	103
16.11	M_FLAG1 register	38	23.2	Application schematic	104
16.12	M_FLAG2 register	40	23.3	Compensation network and stability	104
16.13	M_VMON_REGx register		23.4	Electrical characteristics	
16.14	M_LVB1_SVS register		23.5	BUCK3 efficiency	107
16.15	M_MEMORY0 register		24	Linear voltage regulator: LDO1, LDO2	
16.16	M_MEMORY1 register		24.1	Functional description	
16.17	M_DEVICEID register		24.2	Application schematics	
17	Fail-safe register mapping		24.3	Electrical characteristics	
17.1	Fail-safe writing registers overview		25	Clock management	
17.2	Fail-safe reading registers overview		25.1	Clock description	
17.3	FS_GRL_FLAGS register		25.2	Phase shifting	
17.4	FS_I_OVUV_SAFE_REACTION1 register		25.3	Manual frequency tuning	
			_5.5		

FS84QFN48EF

NXP Semiconductors

FS84QFN48EP

Fail-safe system basis chip with multiple SMPS and LDO

34 35 35.1 35.2 35.3 35.4 36 37 38

05.4	0 1 1
25.4	Spread spectrum113
25.5	External clock synchronization 113
25.6	Electrical characteristics114
26	Analog multiplexer: AMUX116
	Analog muluplexer. Allow110
26.1	Functional description116
26.2	Block diagram116
26.3	AMUX channel selection 116
26.4	Electrical characteristics
26.5	1.8 V MCU ADC input use case117
27	I/O interface pins118
27.1	WAKE1, WAKE2118
27.2	INTB119
27.3	PSYNC for two FS84 QFN48EP120
27.4	PSYNC for FS84 QFN48EP and external
	PMIC121
28	Cyclic Redundant Check generation122
29	SPI interface123
	SPI interface overview
29.1	
29.2	SPI CRC calculation and results 124
29.3	Electrical characteristics 125
30	Application information126
30.1	FS8406 / MR3003 radar application
30.1	
	example126
30.2	FS8416 / TEF810X radar application
	example127
31	Functional safety128
	ACII D
31.1	ASIL B versus QM128
31.2	Fail-safe initialization 129
31.3	Watchdog129
31.3.1	Simple watchdog130
31.3.2	Watchdog error counter131
31.3.3	Watchdog refresh counter
31.3.4	Watchdog error impact132
31.3.5	MCU fault recovery strategy133
31.4	FCCU monitoring134
31.4.1	FCCU12 monitoring by pair134
31.4.2	FCCU12 independent monitoring
31.4.3	FCCU12 electrical characteristics
31.5	Voltage supervisor136
31.5.1	VCOREMON monitoring136
31.5.2	Static voltage scaling (SVS)137
31.5.3	VDDIO monitoring138
31.5.4	VMONx monitoring140
31.6	
	Fault management141
31.6.1	Fault error counter141
31.6.2	Fault source and reaction143
31.7	PGOOD, RSTB, FS0B145
31.7.1	PGOOD145
31.7.2	RSTB
31.7.3	FS0B
31.7.4	FS0B release148
31.8	Built-in self-test (BIST)148
31.8.1	Logical BIST148
31.8.2	Analog BIST148
31.0.2 32	Functional description150
33	Package information150

Package outline	151
Layout and PCB guidelines	154
Landing pad information	154
Component selection	157
VPRE	157
VBUCKx	158
EMC compliance	159
Revision history	161
Legal information	162

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.